{"id":"https://openalex.org/W2763212840","doi":"https://doi.org/10.1109/isvdat.2016.8064869","title":"Skip-scan: A methodology for test time reduction","display_name":"Skip-scan: A methodology for test time reduction","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2763212840","doi":"https://doi.org/10.1109/isvdat.2016.8064869","mag":"2763212840"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://mpra.ub.uni-muenchen.de/73277/1/MPRA_paper_73277.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100712187","display_name":"B\u0131nod Kumar","orcid":"https://orcid.org/0000-0002-6172-7938"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Binod Kumar","raw_affiliation_strings":["CADSL, Dept. of Electrical Engineering Indian Institute of Technology Bombay, Mumbai"],"affiliations":[{"raw_affiliation_string":"CADSL, Dept. of Electrical Engineering Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017345618","display_name":"Boda Nehru","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Boda Nehru","raw_affiliation_strings":["CADSL, Dept. of Electrical Engineering Indian Institute of Technology Bombay, Mumbai"],"affiliations":[{"raw_affiliation_string":"CADSL, Dept. of Electrical Engineering Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043509318","display_name":"Brajesh Pandey","orcid":"https://orcid.org/0000-0002-4115-1740"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Brajesh Pandey","raw_affiliation_strings":["CADSL, Dept. of Electrical Engineering Indian Institute of Technology Bombay, Mumbai"],"affiliations":[{"raw_affiliation_string":"CADSL, Dept. of Electrical Engineering Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018584319","display_name":"Jaynarayan Tudu","orcid":"https://orcid.org/0000-0002-0329-3190"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaynarayan Tudu","raw_affiliation_strings":["CADSL, Dept. of Electrical Engineering Indian Institute of Technology Bombay, Mumbai"],"affiliations":[{"raw_affiliation_string":"CADSL, Dept. of Electrical Engineering Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100712187"],"corresponding_institution_ids":["https://openalex.org/I162827531"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.25231758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7799421548843384},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.7673927545547485},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7103207111358643},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6797866225242615},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.657120406627655},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5946505665779114},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5540717840194702},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5198253393173218},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4327297806739807},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37197059392929077},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34507620334625244},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25798773765563965},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19627362489700317},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.19506075978279114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.125223308801651},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1135396957397461}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7799421548843384},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.7673927545547485},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7103207111358643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6797866225242615},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.657120406627655},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5946505665779114},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5540717840194702},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5198253393173218},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4327297806739807},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37197059392929077},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34507620334625244},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25798773765563965},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19627362489700317},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.19506075978279114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.125223308801651},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1135396957397461},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvdat.2016.8064869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},{"id":"pmh:oai::73277","is_oa":true,"landing_page_url":null,"pdf_url":"https://mpra.ub.uni-muenchen.de/73277/1/MPRA_paper_73277.pdf","source":{"id":"https://openalex.org/S4306401429","display_name":"ePrints@IISc (Indian Institute of Science)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":{"id":"pmh:oai::73277","is_oa":true,"landing_page_url":null,"pdf_url":"https://mpra.ub.uni-muenchen.de/73277/1/MPRA_paper_73277.pdf","source":{"id":"https://openalex.org/S4306401429","display_name":"ePrints@IISc (Indian Institute of Science)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2763212840.pdf","grobid_xml":"https://content.openalex.org/works/W2763212840.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1488633718","https://openalex.org/W1763985980","https://openalex.org/W1894414010","https://openalex.org/W2032477114","https://openalex.org/W2037587557","https://openalex.org/W2056672638","https://openalex.org/W2102178242","https://openalex.org/W2116429369","https://openalex.org/W2127079967","https://openalex.org/W2129679288","https://openalex.org/W2130149750","https://openalex.org/W2131499522","https://openalex.org/W2132752566","https://openalex.org/W2140868550","https://openalex.org/W2149852203","https://openalex.org/W2160162958","https://openalex.org/W2167255265","https://openalex.org/W2171303859","https://openalex.org/W2533269755","https://openalex.org/W4239144429","https://openalex.org/W6639440081","https://openalex.org/W6675582048","https://openalex.org/W6684812068"],"related_works":["https://openalex.org/W2789883751","https://openalex.org/W2143881398","https://openalex.org/W2147986372","https://openalex.org/W1979305473","https://openalex.org/W2274367941","https://openalex.org/W2075356617","https://openalex.org/W2074302528","https://openalex.org/W2092894550","https://openalex.org/W2019719714","https://openalex.org/W2160753176"],"abstract_inverted_index":{"Reducing":[0],"test":[1,23,55,69,73,88],"time":[2,70],"is":[3,52,105],"a":[4,22],"major":[5],"challenge":[6],"in":[7,68,87],"scan":[8,29,34,42,101],"based":[9],"DFT":[10],"architectures":[11],"for":[12,27,54],"cost":[13],"effective":[14],"test.":[15],"In":[16],"this":[17,92],"paper,":[18],"we":[19],"have":[20,62],"proposed":[21],"pattern":[24,56,99],"reordering":[25,57,103],"methodology":[26],"dynamic":[28],"architecture.":[30],"The":[31],"reconfiguration":[32],"of":[33,91],"chain":[35,102],"dynamically":[36],"reduces":[37],"its":[38],"length":[39],"by":[40],"skipping":[41],"cells":[43],"with":[44,77,94],"don't":[45],"care":[46],"bits.":[47],"A":[48],"graph":[49],"theoretical":[50,64],"approach":[51,93],"presented":[53],"to":[58,84],"maximise":[59],"skip.":[60],"We":[61],"calculated":[63],"bounds":[65],"on":[66],"reduction":[67,86],"and":[71,100],"segregated":[72],"patterns":[74],"into":[75],"groups":[76],"variable":[78],"skip-depths.":[79],"Our":[80],"results":[81],"indicate":[82],"up":[83],"84%":[85],"time.":[89],"Comparison":[90],"the":[95],"default":[96],"ATPG":[97],"tool":[98],"technique":[104],"also":[106],"done.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}