{"id":"https://openalex.org/W2763541576","doi":"https://doi.org/10.1109/isvdat.2016.8064853","title":"Frequency domain analysis of on-chip power distribution network","display_name":"Frequency domain analysis of on-chip power distribution network","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2763541576","doi":"https://doi.org/10.1109/isvdat.2016.8064853","mag":"2763541576"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055657321","display_name":"Shivam Batra","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Batra","raw_affiliation_strings":["IIIT Delhi, Circuit Design Research Lab (CDRL), New Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Delhi, Circuit Design Research Lab (CDRL), New Delhi","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014199984","display_name":"Pushpapraj Singh","orcid":"https://orcid.org/0000-0002-5894-7534"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Singh","raw_affiliation_strings":["IIIT Delhi, Circuit Design Research Lab (CDRL), New Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Delhi, Circuit Design Research Lab (CDRL), New Delhi","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011367446","display_name":"Siddharth Kaushik","orcid":"https://orcid.org/0000-0001-6922-2021"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Kaushik","raw_affiliation_strings":["IIIT Delhi, Circuit Design Research Lab (CDRL), New Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Delhi, Circuit Design Research Lab (CDRL), New Delhi","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089109424","display_name":"Mohammad Hashmi","orcid":"https://orcid.org/0000-0002-1772-588X"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. S. Hashmi","raw_affiliation_strings":["IIIT Delhi, Circuit Design Research Lab (CDRL), New Delhi"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIT Delhi, Circuit Design Research Lab (CDRL), New Delhi","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4036,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60313536,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6890847682952881},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6640375256538391},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.570845365524292},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5609191060066223},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5605956315994263},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4633278250694275},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4613037705421448},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.4273822605609894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3939971625804901},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3548377454280853},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3543381690979004},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13214397430419922},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12733572721481323}],"concepts":[{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6890847682952881},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6640375256538391},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.570845365524292},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5609191060066223},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5605956315994263},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4633278250694275},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4613037705421448},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.4273822605609894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3939971625804901},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3548377454280853},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3543381690979004},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13214397430419922},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12733572721481323},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1546169179","https://openalex.org/W1858997460","https://openalex.org/W2063455737","https://openalex.org/W2148967712","https://openalex.org/W2168193240","https://openalex.org/W2551089186","https://openalex.org/W4230845209","https://openalex.org/W6639160295"],"related_works":["https://openalex.org/W2086397253","https://openalex.org/W2133122801","https://openalex.org/W600422426","https://openalex.org/W2007156430","https://openalex.org/W2170882281","https://openalex.org/W3081478936","https://openalex.org/W1539291615","https://openalex.org/W3015089381","https://openalex.org/W2115579119","https://openalex.org/W2017236304"],"abstract_inverted_index":{"The":[0,52],"noise":[1,47,97],"induced":[2,46],"by":[3,34,89],"variations":[4],"in":[5],"power":[6,71],"supply":[7,45],"adversely":[8],"effects":[9,15],"System-on-chip":[10],"(SoC)":[11],"performance":[12],"and":[13,21,38,65],"these":[14],"could":[16],"be":[17],"understood":[18],"through":[19,70],"modelling":[20,31],"analysis":[22],"of":[23,32,36,44,54,62,94],"Power":[24],"Distribution":[25],"Network":[26],"(PDN).":[27],"This":[28],"paper":[29],"presents":[30],"PDN":[33,50,78],"incorporation":[35],"BGR":[37],"LDO":[39],"for":[40,82],"analyzing":[41],"the":[42,49,84,91,101],"effect":[43,53,93],"on":[48,86,98],"performance.":[51],"Simultaneous":[55],"Switching":[56],"Noise":[57],"(SSN)":[58],"resulting":[59],"from":[60],"switching":[61,96],"various":[63],"analog":[64],"digital":[66],"sub-systems":[67,85],"is":[68,80],"assessed":[69],"spectral":[72],"density":[73],"curves.":[74],"Finally,":[75],"an":[76],"appropriate":[77],"topology":[79],"proposed":[81],"connecting":[83],"a":[87],"chip":[88],"considering":[90],"minimal":[92],"simultaneous":[95],"output":[99],"as":[100],"main":[102],"criterion.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}