{"id":"https://openalex.org/W2761510473","doi":"https://doi.org/10.1109/isvdat.2016.8064852","title":"A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation","display_name":"A unified Verilog-A compact model for lateral Si nanowire (NW) FET incorporating parasitics for circuit simulation","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2761510473","doi":"https://doi.org/10.1109/isvdat.2016.8064852","mag":"2761510473"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030362624","display_name":"Om Prakash","orcid":"https://orcid.org/0000-0003-1219-2700"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Om. Prakash","raw_affiliation_strings":["Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079475933","display_name":"Satish Maheshwaram","orcid":"https://orcid.org/0000-0002-1760-1545"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Maheshwaram","raw_affiliation_strings":["Marri Laxman Reddy Institute of Technology and Management, Hyderabad"],"affiliations":[{"raw_affiliation_string":"Marri Laxman Reddy Institute of Technology and Management, Hyderabad","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102792137","display_name":"Mohit Sharma","orcid":"https://orcid.org/0000-0002-5680-9111"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Sharma","raw_affiliation_strings":["Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Bulusu","raw_affiliation_strings":["Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067942116","display_name":"Ashok Kumar Saxena","orcid":"https://orcid.org/0000-0003-1251-9320"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. K. Saxena","raw_affiliation_strings":["Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059645325","display_name":"S. K. Manhas","orcid":"https://orcid.org/0000-0003-3360-9683"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. K. Manhas","raw_affiliation_strings":["Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics & VLSI, Indian Institute of Technology, Roorkee, Uttarakhand, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5030362624"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":0.1864,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.62798865,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8694334030151367},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.559106707572937},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5583477020263672},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5488694906234741},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45506593585014343},{"id":"https://openalex.org/keywords/electronic-circuit-simulation","display_name":"Electronic circuit simulation","score":0.4537220299243927},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4512556791305542},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45019981265068054},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.4414832293987274},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.42308229207992554},{"id":"https://openalex.org/keywords/parasitic-element","display_name":"Parasitic element","score":0.4122579097747803},{"id":"https://openalex.org/keywords/nanowire","display_name":"Nanowire","score":0.4115251302719116},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4027724266052246},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.3322742283344269},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3277559280395508},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.299530029296875},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29336869716644287},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22196176648139954},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18712151050567627},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12858283519744873}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8694334030151367},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.559106707572937},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5583477020263672},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5488694906234741},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45506593585014343},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.4537220299243927},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4512556791305542},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45019981265068054},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.4414832293987274},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.42308229207992554},{"id":"https://openalex.org/C71367568","wikidata":"https://www.wikidata.org/wiki/Q3363655","display_name":"Parasitic element","level":2,"score":0.4122579097747803},{"id":"https://openalex.org/C74214498","wikidata":"https://www.wikidata.org/wiki/Q631739","display_name":"Nanowire","level":2,"score":0.4115251302719116},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4027724266052246},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.3322742283344269},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3277559280395508},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.299530029296875},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29336869716644287},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22196176648139954},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18712151050567627},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12858283519744873},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1973339006","https://openalex.org/W2049508930","https://openalex.org/W2067010371","https://openalex.org/W2073514442","https://openalex.org/W2085355957","https://openalex.org/W2092333682","https://openalex.org/W2102532202","https://openalex.org/W2130751550","https://openalex.org/W2131842069","https://openalex.org/W2140121956","https://openalex.org/W2161536948","https://openalex.org/W2542085131","https://openalex.org/W6728890263"],"related_works":["https://openalex.org/W2274633165","https://openalex.org/W2006875312","https://openalex.org/W4390416153","https://openalex.org/W3123065926","https://openalex.org/W2056870607","https://openalex.org/W1564220961","https://openalex.org/W2601023205","https://openalex.org/W63447294","https://openalex.org/W3082795214","https://openalex.org/W2106005208"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,93],"unified":[4],"Verilog-A":[5],"compact":[6,106],"model":[7,18,35,56,79,130,147,185],"for":[8,68,156,164,193],"lateral":[9],"silicon":[10],"nanowire":[11],"field":[12],"effect":[13],"transistor":[14],"(SiNW":[15],"FET).":[16],"The":[17,55,146,183],"incorporates":[19],"all":[20],"nanoscale":[21],"effects":[22],"including":[23],"short":[24,73],"channel":[25,74],"effects,":[26],"velocity":[27],"saturation,":[28],"mobility":[29],"degradation,":[30],"and":[31,44,65,70,110,159,170,181],"quantization.":[32],"Importantly,":[33],"the":[34,62,78,85,98,101,105,108,131,153],"includes":[36],"geometry":[37],"dependent,":[38],"TCAD":[39,63,126,191],"calibrated,":[40],"scalable":[41],"parasitic":[42,45,135,154],"capacitances":[43],"resistance":[46],"models,":[47],"which":[48,96,122],"are":[49],"dominant":[50],"at":[51],"highly":[52,187],"scaled":[53],"dimension.":[54],"is":[57,120,139,148,160,186],"well":[58,124,151],"calibrated":[59],"to":[60,92,150],"generate":[61],"I-V":[64,82],"C-V":[66],"characteristics":[67,83],"single":[69],"multiwire":[71],"long,":[72],"devices.":[75],"In":[76],"addition,":[77],"also":[80],"reproduces":[81],"of":[84,100,113,133,166],"reported":[86],"fabricated":[87],"devices":[88],"by":[89,141],"different":[90],"groups":[91],"good":[94],"accuracy,":[95],"underscores":[97],"accuracy":[99],"model.":[102],"Further":[103],"using":[104],"model,":[107],"static":[109],"dynamic":[111],"analysis":[112],"CMOS":[114],"inverter":[115],"with":[116,125],"15nm":[117],"gate":[118],"length":[119],"presented,":[121],"match":[123],"simulations.":[127,197],"Using":[128],"this":[129],"impact":[132],"device":[134,143],"on":[136],"circuit":[137,157,196],"performance":[138],"studied":[140],"varying":[142],"extension":[144],"length.":[145],"able":[149],"predict":[152],"components":[155],"performance,":[158],"an":[161],"important":[162],"tool":[163],"design":[165],"NW":[167,194],"based":[168,195],"analog":[169],"digital":[171],"circuits":[172],"such":[173],"as":[174],"differential":[175],"amplifier,":[176],"current":[177],"mirror,":[178],"cell":[179],"library":[180],"SRAM.":[182],"developed":[184],"time":[188],"efficient":[189],"than":[190],"simulator":[192]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}