{"id":"https://openalex.org/W2761451697","doi":"https://doi.org/10.1109/isvdat.2016.8064849","title":"An effective and efficient algorithm to analyse and debug clock propagation issues","display_name":"An effective and efficient algorithm to analyse and debug clock propagation issues","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2761451697","doi":"https://doi.org/10.1109/isvdat.2016.8064849","mag":"2761451697"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064849","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026359360","display_name":"Pawan Sehgal","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pawan Sehgal","raw_affiliation_strings":["Indraprastha Institute of Information Technology, Delhi, India"],"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101001411","display_name":"Aditi Sharma","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aditi Sharma","raw_affiliation_strings":["STMicroelectronics, Greater Noida, India"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015645946","display_name":"Akhilesh C. Mishra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Akhilesh C. Mishra","raw_affiliation_strings":["STMicroelectronics, Greater Noida, India"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003802931","display_name":"Ramanujam Rangarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rangarajan Ramanujam","raw_affiliation_strings":["STMicroelectronics, Greater Noida, India"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012777677","display_name":"Sujay Deb","orcid":"https://orcid.org/0000-0002-6247-8718"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sujay Deb","raw_affiliation_strings":["Indraprastha Institute of Information Technology, Delhi, India"],"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5026359360"],"corresponding_institution_ids":["https://openalex.org/I119939252"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62305901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7160066962242126},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7035727500915527},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6816924214363098},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6152883172035217},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5677051544189453},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5113191604614258},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5074366927146912},{"id":"https://openalex.org/keywords/vector-clock","display_name":"Vector clock","score":0.5066126585006714},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.4792068898677826},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4436849355697632},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4277503490447998},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40899765491485596},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38382333517074585},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.36520153284072876},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.2088226079940796},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1561216115951538}],"concepts":[{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7160066962242126},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7035727500915527},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6816924214363098},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6152883172035217},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5677051544189453},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5113191604614258},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5074366927146912},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.5066126585006714},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.4792068898677826},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4436849355697632},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4277503490447998},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40899765491485596},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38382333517074585},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.36520153284072876},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2088226079940796},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1561216115951538},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064849","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064849","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W658677875","https://openalex.org/W1949438111","https://openalex.org/W2056592439","https://openalex.org/W2137807823","https://openalex.org/W2139937095","https://openalex.org/W2141988600","https://openalex.org/W2180955215","https://openalex.org/W2409595827"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W2520965597","https://openalex.org/W2411759562","https://openalex.org/W2496870062","https://openalex.org/W2617666058","https://openalex.org/W2163637408","https://openalex.org/W2136047350","https://openalex.org/W1564063853"],"abstract_inverted_index":{"The":[0],"evolution":[1],"of":[2,12,33,35,50,95,111,135,145,156,164,217],"deep":[3],"submicron":[4],"(DSM)":[5],"era":[6],"has":[7],"resulted":[8],"in":[9,21,62,102,132,143,167,200,231],"rapid":[10],"shrinking":[11],"the":[13,18,22,42,60,75,93,100,112,122,125,153,161,181,188,201,212,215,223],"System-on-Chip":[14],"(SoC)":[15],"simultaneously":[16],"with":[17,59],"exponential":[19],"increase":[20,61],"design":[23,123,136],"complexity.":[24],"Larger":[25],"designs":[26],"require":[27,46],"numerous":[28],"Intellectual":[29],"Properties":[30],"(IPs)":[31],"composed":[32],"millions":[34],"combinational":[36],"and":[37,68,99,178,214,225],"sequential":[38,83,165,198],"cells":[39],"to":[40,71,80,108,119,196],"serve":[41],"purpose":[43],"which":[44,149],"further":[45,105,174],"an":[47,141],"extensive":[48],"web":[49],"complex":[51],"clock":[52,76,128,158,162,194,228],"tree":[53],"architecture":[54],"for":[55,124],"effective":[56],"functionality.":[57],"But":[58],"complexity,":[63],"it":[64],"is":[65,116,130],"becoming":[66],"more":[67,69],"difficult":[70],"keep":[72],"track":[73],"about":[74],"signal":[77,129,159],"effectively":[78],"reaching":[79,160],"each":[81],"intended":[82],"leaf":[84],"cell.":[85],"Clock":[86],"signal,":[87],"if":[88],"gets":[89],"blocked,":[90],"can":[91,104],"hamper":[92],"functionality":[94,110],"that":[96],"particular":[97],"IP":[98],"effect,":[101],"essence,":[103],"ripples":[106],"down":[107],"broken":[109],"complete":[113],"design.":[114],"It":[115,170],"therefore":[117],"imperative":[118],"thoroughly":[120],"check":[121],"locations":[126],"where":[127],"unavailable":[131],"early":[133],"stages":[134],"implementations.":[137],"This":[138],"paper":[139],"provides":[140],"algorithm":[142],"form":[144],"prototype":[146],"debugger":[147],"tool":[148],"aims":[150],"at":[151],"identifying":[152],"root":[154],"cause":[155],"no":[157],"pin":[163],"cell":[166,199],"single":[168,233],"iteration.":[169,203],"moves":[171],"a":[172,192,197,232],"step":[173],"by":[175,220],"looking":[176],"ahead":[177],"detecting":[179],"all":[180,222],"possible":[182],"potential":[183],"blocking":[184,229],"reasons,":[185],"apart":[186],"from":[187],"actual":[189,224],"ones":[190],"within":[191],"given":[193],"path":[195],"same":[202],"Experimental":[204],"results":[205],"on":[206],"set":[207],"top":[208],"box":[209],"chip":[210],"show":[211],"effectiveness":[213],"efficiency":[216],"this":[218],"method":[219],"capturing":[221],"additional":[226],"probable":[227],"reasons":[230],"step.":[234]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}