{"id":"https://openalex.org/W2761859111","doi":"https://doi.org/10.1109/isvdat.2016.8064842","title":"BDD based synthesis technique for design of high-speed memristor based circuits","display_name":"BDD based synthesis technique for design of high-speed memristor based circuits","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2761859111","doi":"https://doi.org/10.1109/isvdat.2016.8064842","mag":"2761859111"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051762034","display_name":"A. Chakraborty","orcid":"https://orcid.org/0000-0002-3828-4008"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anindita Chakraborty","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024576101","display_name":"Rakesh Das","orcid":"https://orcid.org/0000-0002-0059-4393"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rakesh Das","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084285118","display_name":"Chandan Bandopadhyay","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Bandopadhyay","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082934529","display_name":"Hafizur Rahaman","orcid":"https://orcid.org/0000-0001-9012-5437"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hafizur Rahaman","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology (IIEST), Shibpur, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051762034"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":1.4701,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84728457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.836736798286438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.704474687576294},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.601309597492218},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5620872974395752},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5421344637870789},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.528369665145874},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5083510279655457},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.47598281502723694},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.4443012773990631},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4303666353225708},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4297041893005371},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4245561957359314},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.40080732107162476},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39629608392715454},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27314454317092896},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.16542568802833557},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15218958258628845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1423061192035675},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13699927926063538}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.836736798286438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.704474687576294},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.601309597492218},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5620872974395752},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5421344637870789},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.528369665145874},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5083510279655457},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.47598281502723694},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.4443012773990631},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4303666353225708},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4297041893005371},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4245561957359314},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.40080732107162476},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39629608392715454},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27314454317092896},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.16542568802833557},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15218958258628845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1423061192035675},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13699927926063538}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064842","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1953553490","https://openalex.org/W1968814006","https://openalex.org/W1970645895","https://openalex.org/W1986623396","https://openalex.org/W2004782555","https://openalex.org/W2025674646","https://openalex.org/W2050639295","https://openalex.org/W2066280488","https://openalex.org/W2075496750","https://openalex.org/W2081729575","https://openalex.org/W2086867508","https://openalex.org/W2092935387","https://openalex.org/W2112181056","https://openalex.org/W2122148191","https://openalex.org/W2135587520","https://openalex.org/W2149380925","https://openalex.org/W2155461435","https://openalex.org/W2162651880","https://openalex.org/W2163031927","https://openalex.org/W2542336198","https://openalex.org/W2542473330","https://openalex.org/W2546945562"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2789662562","https://openalex.org/W1553855433","https://openalex.org/W1593362825","https://openalex.org/W1529529399","https://openalex.org/W2082591327","https://openalex.org/W2171918386","https://openalex.org/W2155174752","https://openalex.org/W2102499515","https://openalex.org/W2021357106"],"abstract_inverted_index":{"Recently,":[0],"a":[1,61,134],"passive":[2,30],"device":[3,51],"-":[4],"memristor":[5,141],"has":[6,37,58],"received":[7],"wide":[8],"attention":[9],"in":[10,17,34,52,65,112,131],"nano-scale":[11,66],"design":[12,73,82,108,161],"due":[13],"to":[14,125,145],"its":[15],"applications":[16],"the":[18,47,87,91,116,164],"area":[19],"of":[20,40,49,90,167],"nanoelectronic":[21],"memory":[22,41],"design,":[23],"neuromorphic":[24],"computing":[25],"and":[26,36,42,130,156],"logic":[27,56,76,128],"design.":[28,67],"This":[29,68],"element":[31],"is":[32,110,137,154],"non-volatile":[33],"nature":[35],"dual":[38],"properties":[39],"resistor.":[43],"In":[44,115],"recent":[45],"time,":[46],"application":[48],"this":[50,146],"designing":[53],"high":[54],"speed":[55],"circuits":[57,92,143],"now":[59],"opened":[60],"new":[62],"research":[63],"domain":[64],"work":[69],"presents":[70],"an":[71],"efficient":[72],"technique":[74],"implementing":[75],"functions":[77,98,129],"using":[78],"memristor.":[79],"The":[80],"proposed":[81],"methodology":[83],"not":[84],"only":[85],"speed-up":[86],"response":[88],"time":[89],"but":[93],"can":[94],"also":[95],"deal":[96],"with":[97,99,151],"larger":[100],"input":[101,127],"size":[102],"(beyond":[103],"100":[104],"variables).":[105],"Our":[106],"entire":[107],"scheme":[109],"divided":[111],"two":[113],"phases.":[114],"first":[117],"phase,":[118,133],"we":[119,157],"use":[120],"Binary":[121],"Decision":[122],"Diagrams":[123],"(BDDs)":[124],"represent":[126],"second":[132],"technology":[135],"mapping":[136],"performed":[138],"that":[139,159],"generates":[140],"based":[142],"corresponding":[144],"BDD":[147],"graphs.":[148],"Comparative":[149],"analysis":[150],"existing":[152],"works":[153],"given":[155],"find":[158],"our":[160],"steadily":[162],"improves":[163],"average":[165],"performance":[166],"circuits.":[168]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}