{"id":"https://openalex.org/W2099175957","doi":"https://doi.org/10.1109/isvdat.2015.7208159","title":"Multicore processor — Architecture and programming","display_name":"Multicore processor — Architecture and programming","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W2099175957","doi":"https://doi.org/10.1109/isvdat.2015.7208159","mag":"2099175957"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081208228","display_name":"N. Sudha","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"N. Sudha","raw_affiliation_strings":["Senior Development Engineer XMOS Semiconductor Ltd, Chennai, Tamil Nadu, India","XMOS Semiconductor Ltd, Chennai, Tamil Nadu, India"],"affiliations":[{"raw_affiliation_string":"Senior Development Engineer XMOS Semiconductor Ltd, Chennai, Tamil Nadu, India","institution_ids":[]},{"raw_affiliation_string":"XMOS Semiconductor Ltd, Chennai, Tamil Nadu, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5081208228"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58423233,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10331","display_name":"Video Surveillance and Tracking Methods","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.8978220820426941},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8280742168426514},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6570808291435242},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6561241745948792},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.634010374546051},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6158033609390259},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4835602939128876},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.4516722559928894},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.424551784992218},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3966739773750305},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35642850399017334},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15984174609184265},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14779379963874817},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.06788167357444763}],"concepts":[{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.8978220820426941},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8280742168426514},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6570808291435242},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6561241745948792},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.634010374546051},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6158033609390259},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4835602939128876},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4516722559928894},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.424551784992218},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3966739773750305},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35642850399017334},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15984174609184265},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14779379963874817},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.06788167357444763},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2037874152","https://openalex.org/W2551626132"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W1996306926","https://openalex.org/W3012895752","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2904129921","https://openalex.org/W2022477927","https://openalex.org/W2940837694","https://openalex.org/W2097819797"],"abstract_inverted_index":{"In":[0],"the":[1,17,30,36,44,54,70,76,81,93,97],"past,":[2],"speedup":[3],"has":[4],"been":[5],"achieved":[6],"in":[7,29,96,133],"a":[8,27,115],"processor":[9],"by":[10],"increasing":[11],"clock":[12],"speed.":[13],"Multicore":[14],"processors":[15],"are":[16,22],"new":[18],"direction":[19],"semiconductor":[20],"companies":[21],"focusing":[23],"on":[24,92,120],"to":[25,59,85,113],"get":[26,114],"boost":[28],"performance.":[31],"This":[32],"tutorial":[33,67],"first":[34],"covers":[35,69],"concept":[37],"of":[38,49,99,118],"multicore,":[39],"introducing":[40],"its":[41],"need":[42],"and":[43,53,74,102],"challenges.":[45],"The":[46,66,122],"key":[47],"aspects":[48],"multicore":[50,61,134],"architecture":[51,56],"design":[52,95],"detailed":[55],"with":[57],"reference":[58],"XMOS":[60,86],"microcontroller":[62],"will":[63,105,110,124],"be":[64,106,111],"presented.":[65,107],"then":[68],"parallel":[71],"programming":[72,119],"concepts":[73],"introduces":[75],"language":[77],"constructs":[78],"that":[79],"exploits":[80],"architectural":[82],"features":[83],"specific":[84],"processors.":[87],"A":[88],"few":[89],"case":[90],"studies":[91],"application-specific":[94],"domains":[98],"industrial":[100],"communication":[101],"image":[103],"processing":[104],"Sample":[108],"programs":[109],"demonstrated":[112],"clear":[116],"understanding":[117],"multicores.":[121],"participants":[123],"also":[125],"try":[126],"these":[127],"demos":[128],"for":[129],"getting":[130],"hands-on":[131],"experience":[132],"programming.":[135]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}