{"id":"https://openalex.org/W1497136078","doi":"https://doi.org/10.1109/isvdat.2015.7208142","title":"Multi terminal net routing for island style FPGAs using nearly-2-SAT computation","display_name":"Multi terminal net routing for island style FPGAs using nearly-2-SAT computation","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1497136078","doi":"https://doi.org/10.1109/isvdat.2015.7208142","mag":"1497136078"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024019557","display_name":"Shyamapada Mukherjee","orcid":"https://orcid.org/0000-0003-0062-9709"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shyamapada Mukherjee","raw_affiliation_strings":["Computer Science and Engineering, National Institute of Technology, Durgapur, India","Computer Science and Engineering, National Institute of Technology, Durgapur, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, National Institute of Technology, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]},{"raw_affiliation_string":"Computer Science and Engineering, National Institute of Technology, Durgapur, India#TAB#","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103190077","display_name":"Suchismita Roy","orcid":"https://orcid.org/0000-0002-7313-1453"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Suchismita Roy","raw_affiliation_strings":["Computer Science and Engineering, National Institute of Technology, Durgapur, India","Computer Science and Engineering, National Institute of Technology, Durgapur, India#TAB#"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, National Institute of Technology, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]},{"raw_affiliation_string":"Computer Science and Engineering, National Institute of Technology, Durgapur, India#TAB#","institution_ids":["https://openalex.org/I155837530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024019557"],"corresponding_institution_ids":["https://openalex.org/I155837530"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.01742089,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6832642555236816},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6226632595062256},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4871678054332733},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.4616471827030182},{"id":"https://openalex.org/keywords/satisfiability","display_name":"Satisfiability","score":0.44590768218040466},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41134387254714966},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.354113906621933},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15423649549484253}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6832642555236816},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6226632595062256},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4871678054332733},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.4616471827030182},{"id":"https://openalex.org/C168773769","wikidata":"https://www.wikidata.org/wiki/Q1350299","display_name":"Satisfiability","level":2,"score":0.44590768218040466},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41134387254714966},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.354113906621933},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15423649549484253},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1541981281","https://openalex.org/W1602417930","https://openalex.org/W1999343232","https://openalex.org/W2027335255","https://openalex.org/W2066930380","https://openalex.org/W2092883699","https://openalex.org/W2108795363","https://openalex.org/W2125224201","https://openalex.org/W2129177122","https://openalex.org/W2132583177","https://openalex.org/W2139637699","https://openalex.org/W2141337919","https://openalex.org/W2170034300","https://openalex.org/W2275304190","https://openalex.org/W4285719527","https://openalex.org/W6636274283"],"related_works":["https://openalex.org/W3176904788","https://openalex.org/W21597398","https://openalex.org/W2091617677","https://openalex.org/W4298153058","https://openalex.org/W2408080066","https://openalex.org/W1913543287","https://openalex.org/W2268872489","https://openalex.org/W2963044240","https://openalex.org/W2076399409","https://openalex.org/W2014111643"],"abstract_inverted_index":{"Detailed":[0],"routing":[1,40,67,97,134,146,152],"for":[2,12,42],"multi":[3],"terminal":[4],"nets":[5],"have":[6],"been":[7],"proposed":[8,36,136],"in":[9,48],"this":[10],"paper":[11],"island":[13,43],"style":[14,44],"FPGA":[15],"architectures.":[16],"The":[17,66,129],"demand":[18],"of":[19,60,88,92,108,114,132,141,159,162,170],"integrated":[20],"circuits":[21],"and":[22,168],"their":[23],"decreasing":[24],"size":[25],"keep":[26],"the":[27,35,38,89,96,133,145,149,166,171],"research":[28],"on":[29],"physical":[30],"design":[31],"automation":[32],"alive.":[33],"In":[34,154],"technique,":[37],"detailed":[39],"constraints":[41],"FPGAs":[45],"are":[46,127,161],"created":[47],"such":[49],"a":[50,58,73,83,102,109],"way":[51],"that":[52],"they":[53],"can":[54],"be":[55],"represented":[56,100],"as":[57,72,82,101],"set":[59],"Conjunctive":[61],"Normal":[62],"Form":[63],"(CNF)":[64],"clauses.":[65],"problem":[68,77,85,98,135],"is":[69,79,99,119],"implicitly":[70],"conceptualized":[71],"graph":[74],"node":[75],"colouring":[76],"which":[78,164],"then":[80],"expressed":[81],"satisfiability":[84,107],"where":[86],"most":[87,116],"clauses":[90,113,142,160],"consist":[91],"2":[93,117],"literals.":[94],"Hence,":[95],"\u201cnearly-2-SAT\u201d":[103,130],"problem.":[104],"2-SAT,":[105],"i.e.":[106],"CNF":[110],"function":[111,147],"with":[112],"at":[115],"literals,":[118],"polynomial":[120],"time":[121],"computable,":[122],"whereas":[123],"3-SAT":[124],"or":[125],"more":[126,156],"NP-complete.":[128],"conversion":[131],"here":[137],"requires":[138],"less":[139],"number":[140],"to":[143],"formulate":[144],"w.r.t":[148],"existing":[150],"SAT-based":[151],"techniques.":[153],"addition,":[155],"than":[157],"95%":[158],"2-literal":[163],"increases":[165],"efficiency":[167],"scalability":[169],"technique.":[172]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}