{"id":"https://openalex.org/W1555814252","doi":"https://doi.org/10.1109/isvdat.2015.7208139","title":"Verilog-A implementation of energy-efficient SAR ADCs for biomedical application","display_name":"Verilog-A implementation of energy-efficient SAR ADCs for biomedical application","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1555814252","doi":"https://doi.org/10.1109/isvdat.2015.7208139","mag":"1555814252"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006438133","display_name":"M. Santhanalakshmi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109528","display_name":"PSG INSTITUTE OF TECHNOLOGY AND APPLIED RESEARCH","ror":"https://ror.org/01sa9ng67","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109528"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"M. Santhanalakshmi","raw_affiliation_strings":["ECE Department, PSG College of Technology Coimbatore, INDIA","ECE department, PSG College of Technology, Coimbatore, India"],"affiliations":[{"raw_affiliation_string":"ECE Department, PSG College of Technology Coimbatore, INDIA","institution_ids":["https://openalex.org/I4210109528"]},{"raw_affiliation_string":"ECE department, PSG College of Technology, Coimbatore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052718203","display_name":"K. Yasoda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109528","display_name":"PSG INSTITUTE OF TECHNOLOGY AND APPLIED RESEARCH","ror":"https://ror.org/01sa9ng67","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109528"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. Yasoda","raw_affiliation_strings":["ECE Department, PSG College of Technology Coimbatore, INDIA","ECE department, PSG College of Technology, Coimbatore, India"],"affiliations":[{"raw_affiliation_string":"ECE Department, PSG College of Technology Coimbatore, INDIA","institution_ids":["https://openalex.org/I4210109528"]},{"raw_affiliation_string":"ECE department, PSG College of Technology, Coimbatore, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006438133"],"corresponding_institution_ids":["https://openalex.org/I4210109528"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.02500407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.8121013045310974},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7614264488220215},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7549910545349121},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6800466775894165},{"id":"https://openalex.org/keywords/shaping","display_name":"Shaping","score":0.4596424102783203},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44970959424972534},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3997548818588257},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39427658915519714},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3917819857597351},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3664858937263489},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2703899145126343},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12286368012428284},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1064128577709198}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.8121013045310974},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7614264488220215},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7549910545349121},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6800466775894165},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.4596424102783203},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44970959424972534},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3997548818588257},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39427658915519714},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3917819857597351},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3664858937263489},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2703899145126343},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12286368012428284},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1064128577709198},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1978557849","https://openalex.org/W2067697693","https://openalex.org/W2070631620","https://openalex.org/W2070813223","https://openalex.org/W2101004723","https://openalex.org/W2104359526","https://openalex.org/W2146770873","https://openalex.org/W2147520219","https://openalex.org/W2154979280","https://openalex.org/W2159346009","https://openalex.org/W2176745990"],"related_works":["https://openalex.org/W1761969858","https://openalex.org/W2887402802","https://openalex.org/W2392203694","https://openalex.org/W3145354503","https://openalex.org/W4367591635","https://openalex.org/W2551040039","https://openalex.org/W2158029229","https://openalex.org/W2373277229","https://openalex.org/W2062370317","https://openalex.org/W814307891"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,47,86,92,109,145],"Verilog-A":[4,117],"implementation":[5,118],"of":[6,12,49,54,64,89,95,103,140],"three":[7,57],"different":[8],"energy":[9],"efficient":[10,84],"architectures":[11,43],"Successive":[13],"Approximation":[14],"Register":[15],"(SAR)":[16],"analog-to-digital":[17],"converter":[18],"(ADC)":[19],"namely":[20],"SAR":[21,28,36,74],"ADC":[22,29,37,75],"with":[23,30,38,76,85],"monotonic":[24],"capacitor":[25,32],"switching":[26,33,72,87,93],"DAC,":[27],"split-monotonic":[31],"DAC":[34],"and":[35,68,108],"bypass":[39,77],"window":[40,78],"technique.":[41],"These":[42],"were":[44,58,106],"constructed":[45],"for":[46,91,122,144],"resolution":[48],"4":[50,96],"bits.":[51],"Simulation":[52],"results":[53,129],"all":[55],"the":[56,62,69,115,123,127,134,138,150,158,166],"compared":[59],"to":[60,82],"analyze":[61],"convergence":[63],"output":[65],"nodal":[66],"voltage":[67],"reduction":[70],"in":[71,97],"activity.":[73],"technique":[79],"was":[80,112,119,131,153,161],"observed":[81,132],"be":[83],"activity":[88,94],"3":[90],"other":[98],"two":[99],"architectures.":[100],"The":[101],"limitations":[102],"this":[104],"architecture":[105,111,136,142,152,160],"studied":[107],"new":[110],"proposed":[113,124,135,159],"overcoming":[114],"limitations.":[116],"carried":[120],"out":[121],"architecture.":[125,168],"From":[126],"simulation":[128],"it":[130],"that":[133],"retained":[137],"functionality":[139],"existing":[141,151,167],"except":[143],"specific":[146],"input":[147],"combination":[148],"where":[149],"less":[154],"accurate.":[155],"Result":[156],"from":[157],"90.9%":[162],"more":[163],"accurate":[164],"than":[165]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}