{"id":"https://openalex.org/W1555471289","doi":"https://doi.org/10.1109/isvdat.2015.7208127","title":"Instruction cache design space exploration for embedded software applications","display_name":"Instruction cache design space exploration for embedded software applications","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1555471289","doi":"https://doi.org/10.1109/isvdat.2015.7208127","mag":"1555471289"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112010019","display_name":"Rajendra Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rajendra Patel","raw_affiliation_strings":["Research Scholar, MANIT, Bhopal, M.P., India","Electronics & Communication Engineering Department, MANIT, Bhopal, M.P., India"],"affiliations":[{"raw_affiliation_string":"Research Scholar, MANIT, Bhopal, M.P., India","institution_ids":["https://openalex.org/I91277730"]},{"raw_affiliation_string":"Electronics & Communication Engineering Department, MANIT, Bhopal, M.P., India","institution_ids":["https://openalex.org/I91277730"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057233791","display_name":"Arvind Rajawat","orcid":"https://orcid.org/0000-0002-7803-6543"},"institutions":[{"id":"https://openalex.org/I91277730","display_name":"Maulana Azad National Institute of Technology","ror":"https://ror.org/026vtd268","country_code":"IN","type":"education","lineage":["https://openalex.org/I91277730"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arvind Rajawat","raw_affiliation_strings":["Electronics & Communication Engineering Department, MANIT, Bhopal, M.P., India"],"affiliations":[{"raw_affiliation_string":"Electronics & Communication Engineering Department, MANIT, Bhopal, M.P., India","institution_ids":["https://openalex.org/I91277730"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5112010019"],"corresponding_institution_ids":["https://openalex.org/I91277730"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02730468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8530941605567932},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8498575687408447},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.7522232532501221},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.7028245329856873},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6927455067634583},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6859346628189087},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6226583123207092},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6026356220245361},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5797017812728882},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5446140766143799},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.532815158367157},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.5289400219917297},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4666471481323242},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4621065557003021},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3626285791397095}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8530941605567932},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8498575687408447},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.7522232532501221},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.7028245329856873},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6927455067634583},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6859346628189087},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6226583123207092},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6026356220245361},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5797017812728882},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5446140766143799},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.532815158367157},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.5289400219917297},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4666471481323242},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4621065557003021},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3626285791397095},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W182037153","https://openalex.org/W1558266205","https://openalex.org/W1579964948","https://openalex.org/W1686420892","https://openalex.org/W2010857444","https://openalex.org/W2032142237","https://openalex.org/W2036781853","https://openalex.org/W2063698762","https://openalex.org/W2110564869","https://openalex.org/W2115610814","https://openalex.org/W2144798271","https://openalex.org/W2151536005","https://openalex.org/W2153185479","https://openalex.org/W2171697422","https://openalex.org/W2543331181","https://openalex.org/W3106149372","https://openalex.org/W3147835733","https://openalex.org/W4232751114","https://openalex.org/W4246166885","https://openalex.org/W4255259394","https://openalex.org/W4297662950","https://openalex.org/W6607567295","https://openalex.org/W6633511567","https://openalex.org/W6634657654"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2535115842","https://openalex.org/W2734782074","https://openalex.org/W2546991807","https://openalex.org/W2020176098","https://openalex.org/W2076114130","https://openalex.org/W2121191383","https://openalex.org/W1584415117","https://openalex.org/W2500877097","https://openalex.org/W2436169747"],"abstract_inverted_index":{"Embedded":[0],"processors":[1],"with":[2],"cache":[3,20,36,59,122,152],"memories":[4],"are":[5,68,128],"used":[6],"to":[7,28,50,72,173],"improve":[8],"the":[9,13,39,47,52,74,79,83,95,102,106,120,145,168,176],"overall":[10],"performance":[11,126],"of":[12,35,42,144,149,175,183],"system.":[14],"To":[15],"maintain":[16],"a":[17,91,111],"trade-off":[18],"between":[19],"size":[21,37,153],"costs":[22],"vs.":[23],"performance,":[24],"it":[25],"is":[26,78,85,97],"required":[27],"avoid":[29],"oversize":[30],"cache.":[31],"A":[32,134],"quick":[33],"estimation":[34],"at":[38,90],"early":[40],"stage":[41],"design":[43,75,147],"cycle":[44],"may":[45],"help":[46],"system":[48,65],"architect":[49],"plan":[51],"available":[53],"chip":[54],"area":[55],"among":[56],"processing":[57],"core,":[58],"memory,":[60],"register":[61],"file":[62],"and":[63,82,116],"other":[64,84],"components.":[66],"There":[67],"two":[69],"general":[70],"approaches":[71],"explore":[73],"space.":[76],"One":[77],"exhaustive":[80],"simulation":[81,117,143],"analytical":[86],"modeling.":[87],"In":[88],"general,":[89],"given":[92],"abstraction":[93],"level,":[94],"former":[96],"very":[98,129],"time":[99],"consuming":[100],"whereas":[101],"latter":[103],"often":[104],"lacks":[105],"accuracy.":[107],"This":[108],"paper":[109],"discusses":[110],"hybrid":[112],"approach,":[113],"combining":[114],"analysis":[115,140],"for":[118,131,154,180],"determining":[119],"\u201cbest\u201d":[121],"size,":[123],"beyond":[124],"which":[125],"penalties":[127],"high,":[130],"embedded":[132,155],"applications.":[133],"rapid":[135],"technique,":[136],"based":[137],"on":[138],"static":[139],"followed":[141],"by":[142],"restricted":[146],"space":[148,170,179],"L1":[150],"instruction":[151],"application":[156],"has":[157],"been":[158],"proposed":[159],"in":[160,166],"this":[161],"paper.":[162],"The":[163],"technique":[164],"helps":[165],"confining":[167],"search":[169,178],"from":[171],"20%":[172],"30%":[174],"total":[177],"different":[181],"applications":[182],"MiBench":[184],"benchmark":[185],"suite.":[186]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}