{"id":"https://openalex.org/W1513389318","doi":"https://doi.org/10.1109/isvdat.2015.7208114","title":"Net weighing based timing driven standard cell placer","display_name":"Net weighing based timing driven standard cell placer","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1513389318","doi":"https://doi.org/10.1109/isvdat.2015.7208114","mag":"1513389318"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023021234","display_name":"Sameer Pawanekar","orcid":"https://orcid.org/0000-0001-9235-7928"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sameer Pawanekar","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati, India","Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084072609","display_name":"Gaurav Trivedi","orcid":"https://orcid.org/0000-0003-2189-3656"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Trivedi","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati, India","Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5023021234"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01997776,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9377604126930237},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6271646022796631},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6243624091148376},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6084779500961304},{"id":"https://openalex.org/keywords/weighting","display_name":"Weighting","score":0.592383861541748},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.579157292842865},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5764758586883545},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5524114370346069},{"id":"https://openalex.org/keywords/placer-mining","display_name":"Placer mining","score":0.5053825378417969},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49607881903648376},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.48772725462913513},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44517311453819275},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.35303497314453125},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.24355125427246094},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2346600592136383},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19392496347427368},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18272709846496582},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15295833349227905},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1383112072944641},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12649255990982056}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9377604126930237},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6271646022796631},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6243624091148376},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6084779500961304},{"id":"https://openalex.org/C183115368","wikidata":"https://www.wikidata.org/wiki/Q856577","display_name":"Weighting","level":2,"score":0.592383861541748},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.579157292842865},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5764758586883545},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5524114370346069},{"id":"https://openalex.org/C43592290","wikidata":"https://www.wikidata.org/wiki/Q12148490","display_name":"Placer mining","level":2,"score":0.5053825378417969},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49607881903648376},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.48772725462913513},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44517311453819275},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.35303497314453125},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.24355125427246094},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2346600592136383},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19392496347427368},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18272709846496582},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15295833349227905},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1383112072944641},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12649255990982056},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208114","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1534047177","https://openalex.org/W2045568544","https://openalex.org/W2107966189","https://openalex.org/W2109753853","https://openalex.org/W2115819745","https://openalex.org/W2135304146","https://openalex.org/W2136569261","https://openalex.org/W2138208643","https://openalex.org/W2139637699","https://openalex.org/W2168126808","https://openalex.org/W4237445542","https://openalex.org/W4237770439","https://openalex.org/W4246317848","https://openalex.org/W4251301947","https://openalex.org/W4254483961"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W1987487129","https://openalex.org/W4242912623","https://openalex.org/W2993028905","https://openalex.org/W2110396545","https://openalex.org/W2164654367","https://openalex.org/W2366772698","https://openalex.org/W2169510384","https://openalex.org/W2100157586"],"abstract_inverted_index":{"In":[0,18],"this":[1,84],"paper,":[2],"a":[3,37],"timing":[4,47],"driven":[5,14],"placement":[6,65],"engine":[7],"which":[8],"is":[9,16,50],"based":[10,51,64,68],"on":[11,52],"the":[12,19,22,71,104,108,114],"partition":[13],"method":[15],"described.":[17],"proposed":[20,46,72,105],"method,":[21],"netlist":[23],"are":[24,42,111],"partitioned":[25],"recursively":[26],"to":[27,32,113],"form":[28],"smaller":[29],"sub-circuits":[30,41],"and":[31,80,94],"perform":[33],"simulated":[34],"annealing":[35],"at":[36],"later":[38],"stage":[39],"when":[40],"relatively":[43],"small.":[44],"The":[45,74],"optimization":[48],"approach":[49],"net":[53,62],"weighting.":[54],"We":[55],"present":[56],"three":[57,75],"different":[58],"approaches":[59,76],"for":[60,107],"performing":[61],"weighting":[63],"during":[66],"partitioning":[67],"flow":[69],"of":[70,91],"placer.":[73],"namely":[77],"PartWeight,":[78],"CritWeight":[79],"SAweight":[81],"presented":[82],"in":[83],"paper":[85],"give":[86],"an":[87],"average":[88],"performance":[89],"improvement":[90],"106%,":[92],"18%":[93],"27%":[95],"over":[96],"Cadence":[97],"Encounter's":[98],"Amoeba.":[99,118],"Half":[100],"Perimeter":[101],"obtained":[102],"by":[103],"placer":[106],"benchmark":[109],"designs":[110],"comparable":[112],"industry":[115],"standard":[116],"tool":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}