{"id":"https://openalex.org/W1483430493","doi":"https://doi.org/10.1109/isvdat.2015.7208113","title":"TSV aware standard cell placement for 3D ICs","display_name":"TSV aware standard cell placement for 3D ICs","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1483430493","doi":"https://doi.org/10.1109/isvdat.2015.7208113","mag":"1483430493"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023021234","display_name":"Sameer Pawanekar","orcid":"https://orcid.org/0000-0001-9235-7928"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sameer Pawanekar","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati, India","Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084072609","display_name":"Gaurav Trivedi","orcid":"https://orcid.org/0000-0003-2189-3656"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Trivedi","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati, India","Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Electronics & Electrical Engineering, Indian Institute of Technology, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5023021234"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55291063,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9818127155303955},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6827170848846436},{"id":"https://openalex.org/keywords/quadratic-equation","display_name":"Quadratic equation","score":0.6262661218643188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5916075706481934},{"id":"https://openalex.org/keywords/conjugate-gradient-method","display_name":"Conjugate gradient method","score":0.5091585516929626},{"id":"https://openalex.org/keywords/work","display_name":"Work (physics)","score":0.4853881597518921},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.47790321707725525},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4670988917350769},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4625828266143799},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.440005362033844},{"id":"https://openalex.org/keywords/quadratic-programming","display_name":"Quadratic programming","score":0.4374268651008606},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4209217429161072},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.42053475975990295},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33536383509635925},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3094276785850525},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2798340916633606},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24986207485198975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21095609664916992},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.18546652793884277},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14847153425216675},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.09065571427345276},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.07917174696922302}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9818127155303955},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6827170848846436},{"id":"https://openalex.org/C129844170","wikidata":"https://www.wikidata.org/wiki/Q41299","display_name":"Quadratic equation","level":2,"score":0.6262661218643188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5916075706481934},{"id":"https://openalex.org/C81184566","wikidata":"https://www.wikidata.org/wiki/Q1191895","display_name":"Conjugate gradient method","level":2,"score":0.5091585516929626},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.4853881597518921},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.47790321707725525},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4670988917350769},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4625828266143799},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.440005362033844},{"id":"https://openalex.org/C81845259","wikidata":"https://www.wikidata.org/wiki/Q290117","display_name":"Quadratic programming","level":2,"score":0.4374268651008606},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4209217429161072},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.42053475975990295},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33536383509635925},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3094276785850525},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2798340916633606},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24986207485198975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21095609664916992},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.18546652793884277},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14847153425216675},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.09065571427345276},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.07917174696922302},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208113","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1554948125","https://openalex.org/W1970038932","https://openalex.org/W1996746141","https://openalex.org/W2020461489","https://openalex.org/W2041941568","https://openalex.org/W2048796234","https://openalex.org/W2064592593","https://openalex.org/W2064922498","https://openalex.org/W2094213132","https://openalex.org/W2109220922","https://openalex.org/W2114871550","https://openalex.org/W2118835565","https://openalex.org/W2125308574","https://openalex.org/W2129782853","https://openalex.org/W2130644143","https://openalex.org/W2131193257","https://openalex.org/W2157558963","https://openalex.org/W2157745962","https://openalex.org/W2160849628","https://openalex.org/W2161129061","https://openalex.org/W2164071460","https://openalex.org/W2167190617","https://openalex.org/W2537790651","https://openalex.org/W3139550494","https://openalex.org/W4239055271","https://openalex.org/W4243467301","https://openalex.org/W6679532834","https://openalex.org/W6729123144"],"related_works":["https://openalex.org/W4288055011","https://openalex.org/W2100360214","https://openalex.org/W2031041696","https://openalex.org/W1987487129","https://openalex.org/W4242912623","https://openalex.org/W2142909193","https://openalex.org/W2110396545","https://openalex.org/W2164654367","https://openalex.org/W2366772698","https://openalex.org/W1968897524"],"abstract_inverted_index":{"Advantage":[0],"of":[1,39,66,103,116,124,136,138],"3D":[2,23,41,97],"ICs":[3],"is":[4,19,46,58],"that":[5,21],"it":[6],"has":[7],"reduced":[8],"wire-length":[9,93],"and":[10],"greater":[11],"performance":[12],"compared":[13],"to":[14,77],"conventional":[15],"2D":[16,30],"ICs.":[17],"It":[18],"important":[20],"a":[22],"placement":[24,42,98,107],"tool":[25],"obtains":[26],"improved":[27],"wirelength":[28],"over":[29,105,132],"placement.":[31],"In":[32,110],"this":[33],"paper":[34],"we":[35,52,73,128],"present":[36],"the":[37,64,85,106,114,125],"implementation":[38],"our":[40,96],"tool.":[43],"Our":[44],"work":[45],"based":[47],"on":[48],"analytical":[49],"framework,":[50],"where":[51,113],"solve":[53],"nonlinear":[54],"equations.":[55],"Placement":[56],"problem":[57],"modeled":[59],"as":[60],"quadratic":[61,75],"penalty":[62],"for":[63],"density":[65],"cells":[67],"in":[68,134],"three":[69],"dimensions.":[70],"At":[71],"first":[72],"perform":[74],"optimization":[76],"obtain":[78,129],"an":[79,101],"initial":[80,121],"placement,":[81],"followed":[82],"by":[83,95,120],"solving":[84],"objective":[86],"function":[87],"using":[88],"conjugate":[89],"gradient":[90],"method.":[91],"The":[92],"obtained":[94],"tools":[99,108],"show":[100],"improvement":[102,131],"16.4%":[104],"F3D.":[109],"another":[111],"experiment,":[112],"number":[115,137],"TSVs":[117],"are":[118],"determined":[119],"k-way":[122],"partitioning":[123],"input":[126],"netlist,":[127],"52%":[130],"F3D,":[133],"terms":[135],"TSVs.":[139]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}