{"id":"https://openalex.org/W1507995852","doi":"https://doi.org/10.1109/isvdat.2015.7208102","title":"A novel VLSI design of DCTQ processor for FPGA implementation","display_name":"A novel VLSI design of DCTQ processor for FPGA implementation","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1507995852","doi":"https://doi.org/10.1109/isvdat.2015.7208102","mag":"1507995852"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090163435","display_name":"Yogesh M. Jain","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yogesh M. Jain","raw_affiliation_strings":["Dept. of Electrical Engineering VJTI, Mumbai, India","Dept. of Electrical Engg., VJTI, Mumbai, INDIA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering VJTI, Mumbai, India","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electrical Engg., VJTI, Mumbai, INDIA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024741511","display_name":"Aviraj R. Jadhav","orcid":"https://orcid.org/0000-0003-1730-5890"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aviraj R. Jadhav","raw_affiliation_strings":["Dept. of Electrical Engineering VJTI, Mumbai, India","Dept. of Electrical Engg., VJTI, Mumbai, INDIA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering VJTI, Mumbai, India","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electrical Engg., VJTI, Mumbai, INDIA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064882114","display_name":"Harish V. Dixit","orcid":"https://orcid.org/0000-0002-4381-7331"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Harish V. Dixit","raw_affiliation_strings":["Dept. of Electrical Engineering VJTI, Mumbai, India","Dept. of Electrical Engg., VJTI, Mumbai, INDIA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering VJTI, Mumbai, India","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electrical Engg., VJTI, Mumbai, INDIA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030933628","display_name":"Akshay S. Hindole","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Akshay S. Hindole","raw_affiliation_strings":["Dept. of Electrical Engineering VJTI, Mumbai, India","IIT Bombay; Mumbai India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering VJTI, Mumbai, India","institution_ids":[]},{"raw_affiliation_string":"IIT Bombay; Mumbai India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077214892","display_name":"Jithin R. Vadakoott","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jithin R. Vadakoott","raw_affiliation_strings":["Vadakoott IIT Bombay, Mumbai, India","IIT Bombay; Mumbai India"],"affiliations":[{"raw_affiliation_string":"Vadakoott IIT Bombay, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"IIT Bombay; Mumbai India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081469380","display_name":"Devendra S. Bilaye","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Devendra S. Bilaye","raw_affiliation_strings":["Dept. of EEE BITS-Pilani, Pilani, India","Dept. of EEE, BITS- Pilani, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Dept. of EEE BITS-Pilani, Pilani, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Dept. of EEE, BITS- Pilani, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5090163435"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2872,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51947295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8360743522644043},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8144164085388184},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6493256688117981},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.612946093082428},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.6035603880882263},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5789520144462585},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5515767931938171},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.54329514503479},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5398968458175659},{"id":"https://openalex.org/keywords/the-internet","display_name":"The Internet","score":0.44288143515586853},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41722697019577026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31387409567832947},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1251838505268097}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8360743522644043},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8144164085388184},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6493256688117981},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.612946093082428},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.6035603880882263},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5789520144462585},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5515767931938171},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.54329514503479},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5398968458175659},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.44288143515586853},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41722697019577026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31387409567832947},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1251838505268097},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W836646365","https://openalex.org/W1668551150","https://openalex.org/W1862542628","https://openalex.org/W2007079037","https://openalex.org/W2072983623","https://openalex.org/W2120740649","https://openalex.org/W2134961794","https://openalex.org/W2141101035","https://openalex.org/W2152889126","https://openalex.org/W2164910164","https://openalex.org/W2168526361","https://openalex.org/W4285719527","https://openalex.org/W6623510732","https://openalex.org/W6680043044"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W2139962137","https://openalex.org/W2126857316","https://openalex.org/W2113308450","https://openalex.org/W1522032972","https://openalex.org/W2340647897","https://openalex.org/W3139915793","https://openalex.org/W4200391368"],"abstract_inverted_index":{"In":[0],"this":[1],"era":[2],"of":[3,5,59,96],"Internet":[4],"Things,":[6],"wherein":[7],"every":[8],"`thing'":[9],"is":[10,54,84],"integrated":[11],"within":[12],"the":[13,93],"existing":[14],"internet":[15],"architecture,":[16],"it":[17],"becomes":[18],"quite":[19],"necessary":[20],"that":[21],"embedded":[22],"computing":[23],"systems":[24],"process":[25],"quickly,":[26],"occupy":[27],"less":[28,101],"area":[29,102],"and":[30,45,62,87,98],"consume":[31],"low":[32],"power.":[33],"This":[34,68],"would":[35],"enable":[36],"them":[37],"to":[38,91],"work":[39],"quickly":[40],"with":[41,104],"real":[42],"time":[43],"data":[44],"have":[46],"a":[47,55,71,105],"large":[48],"shelf":[49],"life.":[50],"As":[51],"such":[52],"there":[53],"need":[56],"for":[57,74,79],"development":[58],"optimized":[60],"algorithms":[61],"their":[63],"efficient":[64],"implementation":[65],"in":[66],"hardware.":[67],"paper":[69],"presents":[70],"novel":[72],"architecture":[73],"obtaining":[75],"DCTQ":[76],"coefficients":[77],"suitable":[78],"FPGA":[80],"Implementation.":[81],"The":[82],"design":[83],"highly":[85],"parallel":[86],"pipelined":[88],"so":[89],"as":[90],"exploit":[92],"massive":[94],"parallelism":[95],"FPGAs":[97],"occupies":[99],"considerably":[100],"(4,244/9,312)":[103],"very":[106],"high":[107],"processing":[108],"speed":[109],"(148.192":[110],"MHz).":[111]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}