{"id":"https://openalex.org/W1514229566","doi":"https://doi.org/10.1109/isvdat.2015.7208100","title":"A fault tolerant test hardware for L1 cache module in tile CMPs architecture","display_name":"A fault tolerant test hardware for L1 cache module in tile CMPs architecture","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1514229566","doi":"https://doi.org/10.1109/isvdat.2015.7208100","mag":"1514229566"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048861609","display_name":"Mousumi Saha","orcid":"https://orcid.org/0000-0002-4432-6307"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Mousumi Saha","raw_affiliation_strings":["Department of Computer Applications, National Institute of Technology, Durgapur, India","Department of Computer Applications National Institute of Technology, Durgapur, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Applications, National Institute of Technology, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]},{"raw_affiliation_string":"Department of Computer Applications National Institute of Technology, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007958027","display_name":"Navneet Kumar Gautam","orcid":null},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Navneet Kumar Gautam","raw_affiliation_strings":["Department of Computer Applications, National Institute of Technology, Durgapur, India","Department of Computer Applications National Institute of Technology, Durgapur, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Applications, National Institute of Technology, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]},{"raw_affiliation_string":"Department of Computer Applications National Institute of Technology, Durgapur, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089134920","display_name":"Biplab K. Sikdar","orcid":"https://orcid.org/0000-0002-9394-8540"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Biplab K Sikdar","raw_affiliation_strings":["Department of Computer Science and Technology, Indian Institute of Engineering Science and Technology, Shibpur, India","[Department of Computer Science and Technology, Indian Institute of Engineering Science and Technology, Shibpur, India]"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, Indian Institute of Engineering Science and Technology, Shibpur, India","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"[Department of Computer Science and Technology, Indian Institute of Engineering Science and Technology, Shibpur, India]","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048861609"],"corresponding_institution_ids":["https://openalex.org/I155837530"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02189781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7284678816795349},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7216602563858032},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5869830250740051},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5179244875907898},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5169126987457275},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5026912689208984},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.47456175088882446},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4366903305053711},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4236799478530884},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3216150104999542},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18612754344940186},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12151053547859192}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7284678816795349},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7216602563858032},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5869830250740051},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5179244875907898},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5169126987457275},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5026912689208984},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.47456175088882446},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4366903305053711},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4236799478530884},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3216150104999542},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18612754344940186},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12151053547859192},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.6399999856948853,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W29127030","https://openalex.org/W1513303009","https://openalex.org/W2000230607","https://openalex.org/W2038509324","https://openalex.org/W2043724035","https://openalex.org/W2106935654","https://openalex.org/W2145718684","https://openalex.org/W2156272194","https://openalex.org/W4205636972","https://openalex.org/W6650120665"],"related_works":["https://openalex.org/W2167303720","https://openalex.org/W2497617944","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W2098626762","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2140219379"],"abstract_inverted_index":{"The":[0],"present":[1,46,78],"work":[2,44,79],"deals":[3],"with":[4],"a":[5,29,57],"fault":[6,17,68,83],"tolerant":[7,69,84],"approach":[8,70,96],"to":[9,80],"design":[10,81],"the":[11,16,42,74,77,82,89,105],"test":[12,85,99,106],"structure":[13],"for":[14,87],"detecting":[15],"of":[18,45,76],"cache":[19,90],"in":[20,41,56,62,91,104],"chip":[21,92],"multiprocessors":[22],"(CMPs).":[23],"Fault":[24],"detection":[25],"is":[26,71],"simplified":[27],"using":[28],"2-state":[30],"3-neighborhood":[31,63],"null":[32],"boundary":[33],"cellular":[34],"automata":[35],"(CA).":[36],"This":[37,65],"has":[38,52,101],"been":[39,53,102],"elaborated":[40],"earlier":[43],"authors.":[47],"Self":[48],"correcting":[49],"property,":[50],"however,":[51],"found":[54],"only":[55],"5-neighborhood":[58],"CA":[59],"and":[60],"not":[61],"CA.":[64],"self-correcting":[66],"or":[67],"taken":[72],"as":[73],"guideline":[75],"hardware":[86],"testing":[88],"multiprocessors.":[93],"Following":[94],"this":[95],"an":[97],"83%":[98],"accuracy":[100],"achieved":[103],"hardware.":[107]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}