{"id":"https://openalex.org/W1588230732","doi":"https://doi.org/10.1109/isvdat.2015.7208094","title":"BONY: An algorithm to generate large synthetic combinational benchmark circuits","display_name":"BONY: An algorithm to generate large synthetic combinational benchmark circuits","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1588230732","doi":"https://doi.org/10.1109/isvdat.2015.7208094","mag":"1588230732"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077174409","display_name":"Priyankar Talukdar","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Priyankar Talukdar","raw_affiliation_strings":["International Institute of Information Technology, Bangalore","International Institute of Information Technology Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Bangalore","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"International Institute of Information Technology Bangalore#TAB#","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5077174409"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03226097,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8028822541236877},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7716790437698364},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6820854544639587},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6691944599151611},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.617806077003479},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5051925778388977},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44019004702568054},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.42274829745292664},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1725711226463318},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12293669581413269},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06714487075805664}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8028822541236877},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7716790437698364},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6820854544639587},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6691944599151611},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.617806077003479},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5051925778388977},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44019004702568054},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.42274829745292664},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1725711226463318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12293669581413269},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06714487075805664},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208094","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1485786366","https://openalex.org/W2017457531","https://openalex.org/W2032145219","https://openalex.org/W2043643711","https://openalex.org/W2074121908","https://openalex.org/W2091822235","https://openalex.org/W2111945398","https://openalex.org/W2124618076","https://openalex.org/W2152406824","https://openalex.org/W2161125053"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2886316835","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W2805856399"],"abstract_inverted_index":{"In":[0,74],"this":[1,75],"paper":[2,76],"we":[3,77],"address":[4],"the":[5,115,150],"problem":[6,56],"of":[7,25,47,100],"generating":[8,82],"large":[9,23,83],"combinational":[10,84,132],"circuits":[11,29,43,49,85,116,151],"with":[12,86,121],"good":[13],"fan":[14],"in":[15,31,34,63,98,136,143,155],"and":[16,22,57,65,110,124,139],"fanout":[17],"distribution,":[18,107],"high":[19],"Rent":[20,101],"factor":[21],"number":[24],"reconvergent":[26],"gates.":[27],"Such":[28],"are":[30,60,153],"great":[32],"demand":[33],"testing":[35],"various":[36],"circuit":[37,133],"related":[38],"algorithms":[39],"as":[40],"bench":[41],"mark":[42],"or":[44],"networks.":[45],"Generation":[46],"such":[48],"is":[50,134],"conjectured":[51],"to":[52],"be":[53,68],"NP":[54],"Hard":[55],"available":[58,69],"tools":[59],"mostly":[61],"proprietary":[62],"nature":[64],"may":[66],"not":[67],"for":[70,81],"academic":[71],"research":[72],"purposes.":[73],"present":[78],"a":[79,92],"tool":[80,90],"desirable":[87],"properties.":[88],"Our":[89],"generates":[91],"netlist":[93],"that":[94,149],"resemble":[95],"real":[96],"designs":[97],"terms":[99],"parameter":[102],"(interconnect":[103],"complexity),":[104],"net":[105],"degree":[106],"path":[108],"depth":[109],"gate":[111],"counts.":[112],"We":[113,147],"compare":[114],"generated":[117,135,152],"by":[118],"our":[119,128],"method":[120],"ISCAS-85":[122],"benchmark":[123],"OpenCores":[125],"circuits.":[126],"Using":[127],"method,":[129],"500K":[130],"gates":[131,142],"8":[137],"seconds":[138,145],"1.5":[140],"million":[141],"36":[144],"respectively.":[146],"prove":[148],"acyclic":[154],"nature.":[156]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}