{"id":"https://openalex.org/W1550074558","doi":"https://doi.org/10.1109/isvdat.2015.7208090","title":"A secure architecture for the design for testability structures","display_name":"A secure architecture for the design for testability structures","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1550074558","doi":"https://doi.org/10.1109/isvdat.2015.7208090","mag":"1550074558"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208090","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065490279","display_name":"Samta D. Talatule","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Samta D. Talatule","raw_affiliation_strings":["Deptt. of Electronics Engineering, Y.C. College of Engineering, Nagpur, India","Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India"],"affiliations":[{"raw_affiliation_string":"Deptt. of Electronics Engineering, Y.C. College of Engineering, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004013021","display_name":"Pravin Zode","orcid":"https://orcid.org/0000-0002-0133-290X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pravin Zode","raw_affiliation_strings":["Deptt. of Electronics Engg, Y.C. College of Engineering, Nagpur, India","Deptt. of Electronics Engineering, Y.C. College of Engineering, Nagpur, India","Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India"],"affiliations":[{"raw_affiliation_string":"Deptt. of Electronics Engg, Y.C. College of Engineering, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Deptt. of Electronics Engineering, Y.C. College of Engineering, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044541618","display_name":"Pradnya Zode","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pradnya Zode","raw_affiliation_strings":["Deptt. of Electronics Engg, Y.C. College of Engineering, Nagpur, India","Deptt. of Electronics Engineering, Y.C. College of Engineering, Nagpur, India","Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India"],"affiliations":[{"raw_affiliation_string":"Deptt. of Electronics Engg, Y.C. College of Engineering, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Deptt. of Electronics Engineering, Y.C. College of Engineering, Nagpur, India","institution_ids":[]},{"raw_affiliation_string":"Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065490279"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67090205,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"17","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.738290011882782},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.6915796995162964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6748499274253845},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6327270269393921},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6040139198303223},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5734299421310425},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5613547563552856},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4877067506313324},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4626380503177643},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4392321705818176},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39379656314849854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3225739300251007},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2682167887687683},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.20747613906860352},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.19373854994773865},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.1915690302848816},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18106162548065186},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08626794815063477}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.738290011882782},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.6915796995162964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6748499274253845},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6327270269393921},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6040139198303223},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5734299421310425},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5613547563552856},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4877067506313324},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4626380503177643},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4392321705818176},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39379656314849854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3225739300251007},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2682167887687683},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.20747613906860352},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.19373854994773865},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.1915690302848816},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18106162548065186},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08626794815063477},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208090","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208090","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1613874182","https://openalex.org/W1664227763","https://openalex.org/W1829732909","https://openalex.org/W1978060422","https://openalex.org/W2010903499","https://openalex.org/W2056448011","https://openalex.org/W2101017779","https://openalex.org/W2103468612","https://openalex.org/W2130364905","https://openalex.org/W2143180464","https://openalex.org/W2152406824","https://openalex.org/W2154909745","https://openalex.org/W2156692142","https://openalex.org/W6636388380","https://openalex.org/W6638519753","https://openalex.org/W6675186622","https://openalex.org/W6682554491"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2369589212","https://openalex.org/W2107525390","https://openalex.org/W2141620082","https://openalex.org/W2373135325","https://openalex.org/W2106689972","https://openalex.org/W2082120371","https://openalex.org/W2624668974","https://openalex.org/W2799101079","https://openalex.org/W2143028225"],"abstract_inverted_index":{"Scan":[0],"based":[1,25],"Design":[2],"for":[3,45,125],"Testability":[4],"structures":[5],"are":[6,52,61,100],"highly":[7],"vulnerable":[8],"to":[9,12,88,94],"unauthorized":[10,30],"access":[11,31],"the":[13,36,65,70,77,83,95,98,103,107,122,134,141,146,149],"internal":[14],"signals":[15],"of":[16,69,76,92,114,148],"a":[17,22,55],"chip.":[18],"This":[19],"paper":[20],"proposes":[21],"secure":[23,40],"scan":[24],"design":[26],"which":[27],"prevents":[28],"this":[29],"without":[32],"any":[33],"compromise":[34],"in":[35,86,133],"testability.":[37],"The":[38,73,112,137],"proposed":[39],"architecture":[41],"employs":[42],"unique":[43,50],"keys":[44,51,99],"each":[46],"test":[47,71,104,127,135],"vector.":[48,136],"These":[49],"generated":[53],"by":[54],"linear":[56],"feedback":[57],"shift":[58],"register":[59],"and":[60],"then":[62],"embedded":[63,101],"into":[64,102],"don't":[66],"care":[67],"bits":[68],"vectors.":[72],"bit":[74],"size":[75,85],"LFSR":[78],"is":[79,110,116],"kept":[80],"higher":[81],"than":[82],"key":[84,123],"order":[87],"add":[89],"another":[90],"layer":[91],"security":[93,115],"key.":[96],"Since":[97],"vectors":[105],"itself,":[106],"area":[108],"overhead":[109],"less.":[111],"level":[113],"increased":[117],"significantly":[118],"as":[119],"not":[120],"only":[121],"changes":[124],"every":[126],"vector,":[128],"but":[129],"also":[130],"its":[131],"position":[132],"experimental":[138],"results":[139],"on":[140],"ISCAS'89":[142],"benchmark":[143],"circuits":[144],"show":[145],"effectiveness":[147],"approach.":[150]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}