{"id":"https://openalex.org/W1503326812","doi":"https://doi.org/10.1109/isvdat.2015.7208072","title":"Realistic dynamic timing verification for complex mixed signal hard macro's using UVM","display_name":"Realistic dynamic timing verification for complex mixed signal hard macro's using UVM","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1503326812","doi":"https://doi.org/10.1109/isvdat.2015.7208072","mag":"1503326812"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082621261","display_name":"Kunal Parihar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]},{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH","IN"],"is_corresponding":true,"raw_author_name":"Kunal Parihar","raw_affiliation_strings":["ST Microelectronics, New Delhi, India","[ST Microelectronics, New Delhi, India]"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, New Delhi, India","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"[ST Microelectronics, New Delhi, India]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001520592","display_name":"M. P. Venkatesh","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M Venkatesh","raw_affiliation_strings":["NIT Warangal, Telangana, India","[NIT Warangal, Telangana, India]"],"affiliations":[{"raw_affiliation_string":"NIT Warangal, Telangana, India","institution_ids":["https://openalex.org/I121750182"]},{"raw_affiliation_string":"[NIT Warangal, Telangana, India]","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006426701","display_name":"Ravikumar Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["CH","IN"],"is_corresponding":false,"raw_author_name":"Ravikumar Patel","raw_affiliation_strings":["ST Microelectronics, New Delhi, India","[ST Microelectronics, New Delhi, India]"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, New Delhi, India","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"[ST Microelectronics, New Delhi, India]","institution_ids":["https://openalex.org/I131827901"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082621261"],"corresponding_institution_ids":["https://openalex.org/I131827901","https://openalex.org/I4210094169"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55907002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8285624384880066},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6182252764701843},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.513568639755249},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5067883133888245},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4823581576347351},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48116812109947205},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4480939507484436},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.44196557998657227},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.209296315908432}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8285624384880066},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6182252764701843},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.513568639755249},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5067883133888245},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4823581576347351},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48116812109947205},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4480939507484436},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.44196557998657227},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.209296315908432}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208072","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208072","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1596523797","https://openalex.org/W2019019572","https://openalex.org/W2117006807","https://openalex.org/W2171353459","https://openalex.org/W2477464167","https://openalex.org/W2552109100","https://openalex.org/W4242900738","https://openalex.org/W6721223682"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W2488264085","https://openalex.org/W2076325756","https://openalex.org/W2792825668","https://openalex.org/W4242528088"],"abstract_inverted_index":{"The":[0,15,55],"paper":[1],"addresses":[2],"an":[3,70],"attempt":[4],"to":[5,68,78,123],"perform":[6],"dynamic":[7],"timing":[8,38,72,86,128],"simulations":[9],"of":[10,33,88],"complex":[11],"mixed":[12],"signal":[13],"IP's.":[14],"targeted":[16],"IP":[17,53],"is":[18,57,66,121],"a":[19],"memory":[20,90],"and":[21,37,47,59,81,105],"uses":[22],"its":[23],"behavioural":[24],"model;":[25],"the":[26,31,49,52,64,85,89,95],"idea":[27],"spans":[28],"from":[29],"checking":[30],"presence":[32],"IO":[34],"Path":[35],"delays":[36],"checks":[39],"viz.":[40],"setup,":[41],"hold,":[42],"recovery,":[43],"removal,":[44],"width":[45],"etc,":[46],"validating":[48,84],"impact":[50],"on":[51,61,119],"behaviour.":[54],"methodology":[56],"developed":[58],"validated":[60],"UVM":[62],"semantics;":[63],"eco-system":[65],"customized":[67],"incorporate":[69],"ad-hoc":[71],"algorithm.":[73],"This":[74,115],"approach":[75,116],"has":[76,99],"proven":[77],"be":[79],"flexible":[80],"accurate":[82],"in":[83,102],"behaviour":[87],"models":[91],"which":[92],"boosted":[93],"up":[94],"functional":[96],"coverage.":[97],"It":[98],"also":[100],"helped":[101],"catching":[103],"strategic":[104],"systemic":[106],"bugs":[107],"that":[108],"would":[109],"have":[110],"not":[111],"been":[112],"caught":[113],"otherwise.":[114],"though":[117],"tested":[118],"memories,":[120],"applicable":[122],"any":[124],"AMS":[125],"IP's":[126],"having":[127],"checks.":[129]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}