{"id":"https://openalex.org/W1486587783","doi":"https://doi.org/10.1109/isvdat.2015.7208071","title":"A novel adiabatic SRAM cell implementation using split level charge recovery logic","display_name":"A novel adiabatic SRAM cell implementation using split level charge recovery logic","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1486587783","doi":"https://doi.org/10.1109/isvdat.2015.7208071","mag":"1486587783"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109867443","display_name":"S. Dinesh Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I39244652","display_name":"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram","ror":"https://ror.org/023c9pb11","country_code":"IN","type":"education","lineage":["https://openalex.org/I39244652"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"S Dinesh Kumar","raw_affiliation_strings":["Dept. of EDM, IIITD&M Kancheepuram, Chennai - 600 127","Dept. of EDM, IIITD&M Kancheepuram, Chennai - 600 127"],"affiliations":[{"raw_affiliation_string":"Dept. of EDM, IIITD&M Kancheepuram, Chennai - 600 127","institution_ids":["https://openalex.org/I39244652"]},{"raw_affiliation_string":"Dept. of EDM, IIITD&M Kancheepuram, Chennai - 600 127","institution_ids":["https://openalex.org/I39244652"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054158364","display_name":"Noor Mahammad Sk","orcid":"https://orcid.org/0000-0003-4708-4769"},"institutions":[{"id":"https://openalex.org/I39244652","display_name":"Indian Institute of Information Technology, Design and Manufacturing, Kancheepuram","ror":"https://ror.org/023c9pb11","country_code":"IN","type":"education","lineage":["https://openalex.org/I39244652"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S K Noor Mahammad","raw_affiliation_strings":["Dept. of CSE, IIITD&M Kancheepuram, Chennai - 600 127","Dept. of CSE, IIITD&M Kancheepuram, Chennai - 600 127"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE, IIITD&M Kancheepuram, Chennai - 600 127","institution_ids":["https://openalex.org/I39244652"]},{"raw_affiliation_string":"Dept. of CSE, IIITD&M Kancheepuram, Chennai - 600 127","institution_ids":["https://openalex.org/I39244652"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109867443"],"corresponding_institution_ids":["https://openalex.org/I39244652"],"apc_list":null,"apc_paid":null,"fwci":0.7891,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74841071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9542714357376099},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.627906858921051},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.5588652491569519},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.527468204498291},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5189916491508484},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.5120890140533447},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5028983950614929},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4926212430000305},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4308682084083557},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27153950929641724},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22065719962120056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.217720627784729},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.1740463674068451},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.1443696916103363}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9542714357376099},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.627906858921051},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5588652491569519},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.527468204498291},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5189916491508484},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5120890140533447},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5028983950614929},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4926212430000305},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4308682084083557},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27153950929641724},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22065719962120056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.217720627784729},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.1740463674068451},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.1443696916103363},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1640136614","https://openalex.org/W1940573008","https://openalex.org/W2105259569","https://openalex.org/W2169263481","https://openalex.org/W6636816264"],"related_works":["https://openalex.org/W2121481186","https://openalex.org/W2390275299","https://openalex.org/W4247821566","https://openalex.org/W2364223523","https://openalex.org/W2158727005","https://openalex.org/W1543526270","https://openalex.org/W3113457251","https://openalex.org/W2350477494","https://openalex.org/W2168725518","https://openalex.org/W2140167834"],"abstract_inverted_index":{"With":[0],"the":[1,40,47,51,70,73,81,108,125],"advancement":[2],"in":[3,63],"technologies,":[4],"data":[5,26],"storage":[6],"has":[7,60,84],"become":[8],"crucial":[9],"for":[10,21],"low":[11],"power":[12,33,121],"applications.":[13],"Static":[14],"random":[15],"access":[16,24],"memory":[17],"(SRAM)":[18],"is":[19,29,37,97,105],"popular":[20],"its":[22],"fast":[23],"of":[25,39,72,80],"but":[27],"it":[28,104],"prone":[30],"to":[31,45,124],"high":[32],"dissipation.":[34],"Adiabatic":[35],"logic":[36,92],"one":[38],"techniques":[41],"which":[42],"have":[43],"proven":[44],"reduce":[46],"energy":[48],"consumed":[49],"by":[50],"circuit":[52,96],"per":[53],"operation.":[54],"A":[55],"novel":[56],"adiabatic":[57],"SRAM":[58,76,82,111,115,128],"cell":[59,68,83,116,129],"been":[61,85],"proposed":[62,67,95,114],"this":[64],"paper.":[65],"The":[66,78,94,113],"resembles":[69],"operation":[71],"conventional":[74,109,126],"6T":[75,110,127],"cell.":[77,112],"latch":[79],"modelled":[86],"using":[87,99],"split":[88],"level":[89],"charge":[90],"recovery":[91],"(SCRL).":[93],"simulated":[98],"Cadence":[100],"Virtuoso":[101],"(180nm)":[102],"and":[103],"compared":[106,123],"with":[107],"consumes":[117],"8.7":[118],"times":[119],"less":[120],"as":[122],"at":[130],"100MHz.":[131]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}