{"id":"https://openalex.org/W2476178028","doi":"https://doi.org/10.1109/isvdat.2015.7208067","title":"Notice of Violation of IEEE Publication Principles - Super-scale architecture enhancement of LEON3 core for DSP application","display_name":"Notice of Violation of IEEE Publication Principles - Super-scale architecture enhancement of LEON3 core for DSP application","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W2476178028","doi":"https://doi.org/10.1109/isvdat.2015.7208067","mag":"2476178028"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014602552","display_name":"Jagrat Mehta","orcid":null},"institutions":[{"id":"https://openalex.org/I33459947","display_name":"Charotar University of Science and Technology","ror":"https://ror.org/0442pkv24","country_code":"IN","type":"education","lineage":["https://openalex.org/I33459947"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Jagrat Mehta","raw_affiliation_strings":["Electronics and Communication Engineering Department, Charusat University, Gujarat, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, Charusat University, Gujarat, India","institution_ids":["https://openalex.org/I33459947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055835846","display_name":"Anand D. Darji","orcid":"https://orcid.org/0000-0003-0167-3453"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Darji","raw_affiliation_strings":["Department of Electronics Engineering, SVNIT, Surat, Gujarat, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, SVNIT, Surat, Gujarat, India","institution_ids":["https://openalex.org/I42014448"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046355745","display_name":"Tulchhi Ram","orcid":"https://orcid.org/0009-0002-9798-276X"},"institutions":[{"id":"https://openalex.org/I1289461252","display_name":"Indian Space Research Organisation","ror":"https://ror.org/00cwrns71","country_code":"IN","type":"government","lineage":["https://openalex.org/I1289461252","https://openalex.org/I3148377317"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T V S Ram","raw_affiliation_strings":["ISRO, Space Application Centre, Ahmedabad, Gujarat, India"],"affiliations":[{"raw_affiliation_string":"ISRO, Space Application Centre, Ahmedabad, Gujarat, India","institution_ids":["https://openalex.org/I1289461252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101598230","display_name":"Rajat Arora","orcid":"https://orcid.org/0000-0002-0491-8092"},"institutions":[{"id":"https://openalex.org/I42014448","display_name":"Sardar Vallabhbhai National Institute of Technology Surat","ror":"https://ror.org/02y394t43","country_code":"IN","type":"education","lineage":["https://openalex.org/I42014448"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajat Arora","raw_affiliation_strings":["Department of Electronics Engineering, SVNIT, Surat, Gujarat, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, SVNIT, Surat, Gujarat, India","institution_ids":["https://openalex.org/I42014448"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014602552"],"corresponding_institution_ids":["https://openalex.org/I33459947"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20474002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/notice","display_name":"Notice","score":0.7131600975990295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5388280153274536},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5309445858001709},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5137842297554016},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4869436025619507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4597082734107971},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4476564824581146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30125924944877625},{"id":"https://openalex.org/keywords/law","display_name":"Law","score":0.11873301863670349},{"id":"https://openalex.org/keywords/history","display_name":"History","score":0.09182578325271606}],"concepts":[{"id":"https://openalex.org/C2779913896","wikidata":"https://www.wikidata.org/wiki/Q7063001","display_name":"Notice","level":2,"score":0.7131600975990295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5388280153274536},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5309445858001709},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5137842297554016},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4869436025619507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4597082734107971},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4476564824581146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30125924944877625},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.11873301863670349},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.09182578325271606},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320722","display_name":"Indian Space Research Organisation","ror":"https://ror.org/00cwrns71"},{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null},{"id":"https://openalex.org/F4320336495","display_name":"Space Applications Centre","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2097465082","https://openalex.org/W2105318077","https://openalex.org/W2151345470","https://openalex.org/W2169713280"],"related_works":["https://openalex.org/W3018282762","https://openalex.org/W2558055997","https://openalex.org/W2791183434","https://openalex.org/W2353369313","https://openalex.org/W2086339586","https://openalex.org/W4300782058","https://openalex.org/W2387078853","https://openalex.org/W2374455716","https://openalex.org/W2357771869","https://openalex.org/W2363990172"],"abstract_inverted_index":{"Notice":[0],"of":[1,3,9,25,42,47,65,102,143,152,171,243,252],"Violation":[2],"IEEE":[4],"Publication":[5,67],"Principles<br><br>\"Super-Scale":[6],"Architecture":[7],"Enhancement":[8],"LEON3":[10,128,193,210,244,253,305],"Core":[11,129],"for":[12,130,176,191,200,247,304],"DSP":[13],"Application\"<br>By":[14],"Jagrat":[15],"Mehta,":[16],"Anand":[17],"Darji,":[18],"TVS":[19],"Ram,":[20],"Rajat":[21],"Arora<br>in":[22],"the":[23,26,43,75,90,100,125,141,144,169,189,208,213,299],"Proceedings":[24,142],"19th":[27],"International":[28,146],"Symposium":[29,147],"on":[30,148,178,277],"VLSI":[31],"Design":[32,149],"and":[33,39,45,96,118,150,183,202,238,265,275,284],"Test":[34],"(VDAT),":[35],"June":[36],"2015<br><br>After":[37],"careful":[38],"considered":[40],"review":[41],"content":[44],"authorship":[46],"this":[48,56,103,116],"paper":[49,57,69,76,94,187],"by":[50],"a":[51],"duly":[52],"constituted":[53],"expert":[54],"committee,":[55],"has":[58],"been":[59],"found":[60],"to":[61,89,99,110,115,124,207,221,233,298],"be":[62,108,122],"in":[63,168,292],"violation":[64],"IEEE's":[66],"Principles.<br><br>This":[68],"contains":[70],"substantial":[71],"duplicate":[72],"text":[73,81],"from":[74],"cited":[77],"below.":[78],"The":[79,186,270,281],"original":[80,91,209],"was":[82],"copied":[83],"without":[84,97],"attribution":[85],"(including":[86],"appropriate":[87],"references":[88,114,120],"author(s)":[92],"and/or":[93],"title)":[95],"permission.<br><br>Due":[98],"nature":[101],"violation,":[104],"reasonable":[105],"effort":[106],"should":[107,121],"made":[109,123],"remove":[111],"all":[112],"past":[113],"paper,":[117],"future":[119],"following":[126],"article:<br><br>\"Enhanced":[127],"Superscalar":[131],"Processing\"<br>by":[132],"Krzysztof":[133],"Marcinek,":[134],"Arkadiusz":[135],"W.":[136],"Luczyk,":[137],"Witold":[138],"A.":[139],"Pleskacz<br>in":[140],"12th":[145],"Diagnostics":[151],"Electronic":[153],"Circuits":[154],"&":[155],"Systems,":[156],"(DDECS),":[157],"April":[158],"2009,":[159],"pp.":[160],"238-241<br><br>":[161],"<br/>":[162],"There":[163],"are":[164],"two":[165,222],"main":[166],"directions":[167],"development":[170],"modern":[172],"microprocessor":[173],"architectures":[174],"used":[175],"System":[177],"Chip:":[179],"low":[180],"Power":[181],"consumption":[182],"high":[184],"performance.":[185],"presents":[188],"method":[190],"enhancing":[192],"processor":[194,264],"IP":[195,211,245,306],"core":[196,246,254],"with":[197,226,258],"superscalar":[198,248],"ability":[199],"high-performance":[201],"low-power":[203],"systems.":[204],"As":[205],"compared":[206,257],"core,":[212],"proposed":[214,300],"super":[215,301],"scalar":[216],"design":[217],"executes":[218],"is":[219,236,255,273,287,295],"up":[220],"instructions":[223],"per":[224],"cycle":[225],"only":[227],"one":[228],"third":[229],"area":[230],"increase.":[231],"Application":[232],"perform":[234],"FFT/IFFT":[235],"developed":[237],"tested":[239],"using":[240],"enhanced":[241,271],"architecture":[242],"processing.":[249],"Performance":[250],"enhancement":[251,291],"also":[256],"Very":[259],"Long":[260],"Instruction":[261],"Word":[262],"(VLIW)":[263],"Silicon":[266],"labs":[267],"application":[268],"note.":[269],"SoC":[272],"synthesized":[274],"implemented":[276],"Actel":[278],"FPGA":[279],"ProASIC3E.":[280],"area,":[282],"power":[283],"timing":[285],"comparison":[286],"shown.":[288],"Approximately":[289],"33%":[290],"execution":[293],"time":[294],"obtained":[296],"due":[297],"scaling":[302],"scheme":[303],"core.":[307]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}