{"id":"https://openalex.org/W1579165070","doi":"https://doi.org/10.1109/isvdat.2015.7208061","title":"A novel dual multiplier floating point multiply accumulate architecture","display_name":"A novel dual multiplier floating point multiply accumulate architecture","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1579165070","doi":"https://doi.org/10.1109/isvdat.2015.7208061","mag":"1579165070"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080534790","display_name":"Rohit Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rohit Kumar","raw_affiliation_strings":["ABV-Indian Institute of Information Technology and Management, Gwalior, Madhya Pradesh, India","ABV-Indian Institute of Information Technology and Management, Morena Link Road, Gwalior, Madhya Pradesh, India, 474015"],"affiliations":[{"raw_affiliation_string":"ABV-Indian Institute of Information Technology and Management, Gwalior, Madhya Pradesh, India","institution_ids":["https://openalex.org/I9747756"]},{"raw_affiliation_string":"ABV-Indian Institute of Information Technology and Management, Morena Link Road, Gwalior, Madhya Pradesh, India, 474015","institution_ids":["https://openalex.org/I9747756"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038140573","display_name":"Manisha Pattanaik","orcid":"https://orcid.org/0000-0001-7842-0695"},"institutions":[{"id":"https://openalex.org/I9747756","display_name":"Atal Bihari Vajpayee Indian Institute of Information Technology and Management","ror":"https://ror.org/008b3ap06","country_code":"IN","type":"education","lineage":["https://openalex.org/I9747756"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manisha Pattanaik","raw_affiliation_strings":["ABV-Indian Institute of Information Technology and Management, Gwalior, Madhya Pradesh, India","ABV-Indian Institute of Information Technology and Management, Morena Link Road, Gwalior, Madhya Pradesh, India, 474015"],"affiliations":[{"raw_affiliation_string":"ABV-Indian Institute of Information Technology and Management, Gwalior, Madhya Pradesh, India","institution_ids":["https://openalex.org/I9747756"]},{"raw_affiliation_string":"ABV-Indian Institute of Information Technology and Management, Morena Link Road, Gwalior, Madhya Pradesh, India, 474015","institution_ids":["https://openalex.org/I9747756"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080534790"],"corresponding_institution_ids":["https://openalex.org/I9747756"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.65263536,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2008","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.7475887537002563},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6329987049102783},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5876288414001465},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5077413320541382},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3951544761657715},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.34886977076530457},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.33568787574768066},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3238903284072876},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2190505862236023},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12271565198898315}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7475887537002563},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6329987049102783},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5876288414001465},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5077413320541382},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3951544761657715},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.34886977076530457},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.33568787574768066},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3238903284072876},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2190505862236023},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12271565198898315},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2072220574","https://openalex.org/W2100974190","https://openalex.org/W2113893001","https://openalex.org/W2147479230","https://openalex.org/W2157793663","https://openalex.org/W2327532341","https://openalex.org/W2546446554","https://openalex.org/W6675267675"],"related_works":["https://openalex.org/W2967107136","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2558076308","https://openalex.org/W2162004439","https://openalex.org/W4317402486","https://openalex.org/W2120552212","https://openalex.org/W2081051399","https://openalex.org/W3196607417","https://openalex.org/W2090865818"],"abstract_inverted_index":{"Floating":[0],"point":[1],"multiply-accumulate":[2],"(FPMAC)":[3],"block":[4],"is":[5,19,144,175,192],"a":[6,32,55],"key":[7],"unit":[8,18],"determining":[9],"the":[10,44,65,77,111,138,151],"frequency,":[11],"power":[12,132,174],"and":[13,23,72,90,116,163,170,182,187,198],"area":[14],"of":[15,48,107,127],"microprocessors.":[16],"FPMAC":[17,34,46,61,166,184],"used":[20],"in":[21,50,110,194],"engineering":[22],"scientific":[24],"applications.":[25],"In":[26],"this":[27],"work":[28],"we":[29],"have":[30],"proposed":[31,152],"novel":[33,56],"architecture":[35,191],"which":[36],"focuses":[37],"on":[38,76],"optimal":[39],"computations":[40],"to":[41,53,63,159,179],"make":[42],"it":[43],"fastest":[45],"as":[47,68],"today":[49],"literature.":[51],"Innovations":[52],"create":[54],"Single":[57],"Precision":[58],"Dual":[59],"Multiplier":[60],"(DM-FPMAC)":[62],"reduce":[64],"timing":[66],"such":[67],"i)":[69],"Splitting":[70],"near":[71,108],"far":[73],"difference":[74,79,109],"based":[75],"exponent":[78],"(d1(Near":[80],"difference)=E":[81],"<sub":[82,87,95,100],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[83,88,96,101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">g</sub>":[84,97],"-":[85,98],"E":[86,94,99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sub>":[89],"d2(Far":[91],"difference)":[92],"=":[93],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">l</sub>":[102],"),":[103],"ii)":[104],"Early":[105],"shifting":[106],"LZA/LZO,":[112],"iii)":[113],"Combined":[114],"round":[115],"Post-normalization,":[117],"iv)":[118],"3-operand":[119],"Adder":[120],"for":[121,133,141],"accumulation.":[122],"Our":[123],"design":[124],"by":[125,167,185],"premise":[126],"splitting":[128],"path":[129,165],"consumes":[130],"lesser":[131],"each":[134,142],"operation":[135],"where":[136],"only":[137],"required":[139],"logic":[140],"case":[143],"switching.":[145],"The":[146,173],"implementation":[147],"results":[148],"show":[149],"that":[150],"DM-FPMAC":[153],"has":[154],"reduced":[155,176],"delay":[156],"with":[157,177,204],"respect":[158,178],"2-cycle":[160,180],"Lang,":[161],"Bruguera":[162,183],"Split":[164],"49.06%,":[168],"43.39%":[169],"38.63%":[171],"respectively.":[172,189],"Lang":[181],"19.37%":[186],"41.32%":[188],"Proposed":[190],"realized":[193],"Xilinx":[195],"14.5":[196],"ISE":[197],"synthesized":[199],"using":[200],"Synopsys":[201],"Design":[202],"Compilier":[203],"90nm":[205],"standard":[206],"cell":[207],"library.":[208]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}