{"id":"https://openalex.org/W1608573354","doi":"https://doi.org/10.1109/isvdat.2015.7208053","title":"On logic depth per pipelining stage with power aware flop, wave and hybrid pipelining with gate size and area constraints","display_name":"On logic depth per pipelining stage with power aware flop, wave and hybrid pipelining with gate size and area constraints","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1608573354","doi":"https://doi.org/10.1109/isvdat.2015.7208053","mag":"1608573354"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077174409","display_name":"Priyankar Talukdar","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Priyankar Talukdar","raw_affiliation_strings":["International Institute of Information Technology, Bangalore","International Institute of Information Technology Bangalore#TAB#"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology, Bangalore","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"International Institute of Information Technology Bangalore#TAB#","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5077174409"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03537591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.794568657875061},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.621756911277771},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6103743314743042},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5837118625640869},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5509676933288574},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5253269672393799},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.513344943523407},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4794706106185913},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.47882798314094543},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.44582027196884155},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43624699115753174},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.43258556723594666},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4309332072734833},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.427310585975647},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3955046236515045},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3638744652271271},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2985802888870239},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24312317371368408},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22587788105010986},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06771036982536316}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.794568657875061},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.621756911277771},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6103743314743042},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5837118625640869},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5509676933288574},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5253269672393799},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.513344943523407},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4794706106185913},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.47882798314094543},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.44582027196884155},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43624699115753174},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.43258556723594666},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4309332072734833},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.427310585975647},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3955046236515045},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3638744652271271},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2985802888870239},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24312317371368408},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22587788105010986},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06771036982536316},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208053","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208053","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1569550779","https://openalex.org/W1633471522","https://openalex.org/W2087099079","https://openalex.org/W2104677471","https://openalex.org/W2104724772","https://openalex.org/W2109659793","https://openalex.org/W2111880608","https://openalex.org/W2119652329","https://openalex.org/W2134067926","https://openalex.org/W2143310750","https://openalex.org/W2166243422","https://openalex.org/W2167840018","https://openalex.org/W2169033838","https://openalex.org/W4236432903","https://openalex.org/W4244264053","https://openalex.org/W4253421865"],"related_works":["https://openalex.org/W2789662562","https://openalex.org/W2017528947","https://openalex.org/W1553855433","https://openalex.org/W1593362825","https://openalex.org/W1529529399","https://openalex.org/W2082591327","https://openalex.org/W2171918386","https://openalex.org/W2155174752","https://openalex.org/W2102499515","https://openalex.org/W4242010157"],"abstract_inverted_index":{"Power":[0],"Optimal":[1],"logic":[2,27,52,64,146,172],"depth":[3,28,53,65,173],"per":[4,29,174],"pipeline":[5,30,175],"stage":[6,31,176],"has":[7,157],"been":[8],"explored":[9],"in":[10,13,38,130,141],"several":[11],"papers":[12],"the":[14,92,137,142,152,185],"literature.":[15],"Simulation":[16],"results":[17,37,129],"on":[18,68,184],"circuit":[19,180,196],"models":[20],"with":[21,79,110],"inverters":[22],"have":[23,95],"shown":[24],"that":[25,151,164],"a":[26,51,97,179],"of":[32,47,54,133,145,159],"6":[33],"to":[34,50,136],"8":[35],"FO4":[36],"optimal":[39],"power":[40,48,62,105,131,140],"designs":[41],"and":[42,63,75,81,88,113,119,154,181,190,194],"can":[43,100,168],"save":[44],"good":[45],"amount":[46],"compared":[49,135],"24":[55],"F04.":[56],"In":[57],"this":[58],"paper":[59],"we":[60,94],"study":[61],"trade":[66],"off":[67],"ISCAS-85":[69],"benchmark":[70],"circuits,":[71],"considering":[72],"flop,":[73,111],"wave":[74,112],"hybrid":[76,114],"pipelining":[77,115],"architectures":[78],"supply":[80,153],"threshold":[82,155,188],"voltage":[83],"variations":[84],"under":[85,117],"gate":[86,120,191],"size":[87],"area":[89,118],"constraints.":[90,122],"Towards":[91],"end":[93],"developed":[96],"tool":[98],"which":[99],"be":[101,169],"used":[102],"for":[103,178],"designing":[104],"efficient":[106],"digital":[107],"combinational":[108],"circuits":[109],"options":[116],"sizing":[121,192],"We":[123,148],"shows":[124,163],"that,":[125],"proper":[126],"architecture":[127],"selection":[128,156],"savings":[132,158],"20-90%":[134],"worst":[138],"case":[139],"given":[143],"range":[144,193],"depths.":[147],"also":[149],"observe":[150],"10-85%.":[160],"Our":[161],"analysis":[162],"no":[165],"denite":[166],"conclusions":[167],"made":[170],"about":[171],"achievable":[177],"it":[182],"depends":[183],"architecture,":[186],"supply,":[187],"voltages":[189],"permissible":[195],"area.":[197]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}