{"id":"https://openalex.org/W2067969840","doi":"https://doi.org/10.1109/isvdat.2014.6881075","title":"Design of tunnel FET based low power digital circuits","display_name":"Design of tunnel FET based low power digital circuits","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2067969840","doi":"https://doi.org/10.1109/isvdat.2014.6881075","mag":"2067969840"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001688690","display_name":"Akhila Kamal","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Akhila Kamal","raw_affiliation_strings":["Nano-Electronics and VLSI Design Group, Easwari Engineering College, India","Dept. of Electron. & Commun. Eng., Easwari Eng. Coll., Chennai, India"],"affiliations":[{"raw_affiliation_string":"Nano-Electronics and VLSI Design Group, Easwari Engineering College, India","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Easwari Eng. Coll., Chennai, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087443824","display_name":"B. Bindu","orcid":"https://orcid.org/0000-0002-9274-6883"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Bindu","raw_affiliation_strings":["Nano-Electronics and VLSI Design Group, Easwari Engineering College, India","Dept. of Electron. & Commun. Eng., Easwari Eng. Coll., Chennai, India"],"affiliations":[{"raw_affiliation_string":"Nano-Electronics and VLSI Design Group, Easwari Engineering College, India","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Easwari Eng. Coll., Chennai, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5001688690"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4187,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.68437078,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.7064610719680786},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6759064793586731},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6350356936454773},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5711278319358826},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5526667833328247},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5502538681030273},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5500090718269348},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5244017839431763},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5100961327552795},{"id":"https://openalex.org/keywords/quantum-tunnelling","display_name":"Quantum tunnelling","score":0.47739070653915405},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41612154245376587},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.41045695543289185},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31156450510025024},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2081584930419922},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19311752915382385},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17510509490966797},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1434110403060913},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1126638650894165}],"concepts":[{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.7064610719680786},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6759064793586731},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6350356936454773},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5711278319358826},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5526667833328247},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5502538681030273},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5500090718269348},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5244017839431763},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5100961327552795},{"id":"https://openalex.org/C120398109","wikidata":"https://www.wikidata.org/wiki/Q175751","display_name":"Quantum tunnelling","level":2,"score":0.47739070653915405},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41612154245376587},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.41045695543289185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31156450510025024},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2081584930419922},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19311752915382385},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17510509490966797},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1434110403060913},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1126638650894165}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1999666895","https://openalex.org/W2104025711","https://openalex.org/W2143451736","https://openalex.org/W4253168083"],"related_works":["https://openalex.org/W2213903980","https://openalex.org/W1917800633","https://openalex.org/W2357284929","https://openalex.org/W2115378302","https://openalex.org/W1862020018","https://openalex.org/W1982382766","https://openalex.org/W2081795747","https://openalex.org/W2145403160","https://openalex.org/W4283270193","https://openalex.org/W2386329201"],"abstract_inverted_index":{"Tunnel":[0],"FET":[1],"(TFET)":[2],"having":[3],"lesser":[4],"leakage":[5],"current":[6],"and":[7,49,70,98,101,128],"sub-threshold":[8],"slope":[9],"than":[10,44],"MOSFET":[11],"which":[12,115,125],"works":[13],"on":[14,122],"the":[15,62,106],"principle":[16],"of":[17,90],"band-to-band":[18],"tunneling":[19],"is":[20,35,73,111],"found":[21],"to":[22,37,76,84,99],"be":[23],"a":[24,86],"potential":[25],"candidate":[26],"for":[27,61],"ultra":[28],"low":[29],"power":[30],"electronic":[31],"applications.":[32],"However,":[33],"it":[34,72],"important":[36],"analyze":[38],"how":[39],"these":[40],"devices":[41,63],"behave":[42],"better":[43],"conventional":[45],"MOSFETs":[46],"in":[47,56,67,92,113],"analog":[48],"digital":[50,103],"circuits.":[51,80],"As":[52],"TFETs":[53],"are":[54,64,132],"now":[55],"research":[57],"side,":[58],"built-in":[59],"models":[60],"not":[65,74],"available":[66],"circuit":[68],"simulators":[69],"thus":[71],"possible":[75],"simulate":[77,102],"TFET":[78,91,123],"based":[79,121],"This":[81],"work":[82],"aims":[83],"include":[85],"physics-based":[87],"analytical":[88],"model":[89],"Cadence":[93,114],"Design":[94],"framework":[95],"using":[96,105,124],"Verilog-A":[97],"design":[100],"circuits":[104,131],"integrated":[107],"model.":[108],"A":[109],"library":[110],"created":[112],"includes":[116],"all":[117],"basic":[118],"logic":[119],"gates":[120],"full":[126],"adder":[127],"parity":[129],"checker":[130],"realized.":[133]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}