{"id":"https://openalex.org/W2077560554","doi":"https://doi.org/10.1109/isvdat.2014.6881057","title":"A re-router for optimizing wire length in two-and four-layer no-dogleg channel routing","display_name":"A re-router for optimizing wire length in two-and four-layer no-dogleg channel routing","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2077560554","doi":"https://doi.org/10.1109/isvdat.2014.6881057","mag":"2077560554"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068682690","display_name":"Swagata Saha Sau","orcid":null},"institutions":[{"id":"https://openalex.org/I28630478","display_name":"Kanya Maha Vidyalaya","ror":"https://ror.org/04svcpx91","country_code":"IN","type":"education","lineage":["https://openalex.org/I28630478"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Swagata Saha Sau","raw_affiliation_strings":["Department of Computer Science, Sammilani Mahavidyalaya, Kolkata, West Bengal, India","Department of Computer Science, Sammilani Mahavidyalaya, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Sammilani Mahavidyalaya, Kolkata, West Bengal, India","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Science, Sammilani Mahavidyalaya, Kolkata, India","institution_ids":["https://openalex.org/I28630478"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037279956","display_name":"Rajat Kumar Pal","orcid":"https://orcid.org/0000-0001-9838-6500"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajat Kumar Pal","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Calcutta, Kolkata, West Bengal, India","Department of Computer Science & Engineering, University of Calcutta, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Calcutta, Kolkata, West Bengal, India","institution_ids":["https://openalex.org/I106542073"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, University of Calcutta, Kolkata, India","institution_ids":["https://openalex.org/I106542073"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5068682690"],"corresponding_institution_ids":["https://openalex.org/I28630478"],"apc_list":null,"apc_paid":null,"fwci":0.18498087,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60783546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5986135601997375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5556798577308655},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5214996933937073},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5063968896865845},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4674827456474304},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.41686806082725525},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3792450428009033},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3015829920768738}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5986135601997375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5556798577308655},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5214996933937073},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5063968896865845},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4674827456474304},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.41686806082725525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3792450428009033},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3015829920768738},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W42554318","https://openalex.org/W1474015287","https://openalex.org/W1499967457","https://openalex.org/W1605203071","https://openalex.org/W1987980734","https://openalex.org/W2034767789","https://openalex.org/W2046020806","https://openalex.org/W2097774291","https://openalex.org/W2128629899","https://openalex.org/W2149135540","https://openalex.org/W2182644607","https://openalex.org/W2320198223","https://openalex.org/W2540615625","https://openalex.org/W4237260407","https://openalex.org/W4285719527","https://openalex.org/W6601769404","https://openalex.org/W6659429738","https://openalex.org/W6686097668"],"related_works":["https://openalex.org/W2127180614","https://openalex.org/W2167711148","https://openalex.org/W4235531327","https://openalex.org/W1603115038","https://openalex.org/W2177095534","https://openalex.org/W1964344619","https://openalex.org/W2163233359","https://openalex.org/W4249446840","https://openalex.org/W4238466892","https://openalex.org/W2152234461"],"abstract_inverted_index":{"In":[0,85],"VLSI":[1],"physical":[2,24],"design":[3],"automation":[4],"minimization":[5],"of":[6,13,23,32,48,76],"total":[7,79,95,137],"(vertical)":[8,80,96,138],"wire":[9,51,81,97,114,139],"length":[10,52,82,98,115,140],"is":[11,63,66],"one":[12],"the":[14,21,29,37,46,94,113,117,136,142],"most":[15],"important":[16],"problems":[17],"as":[18,77,83],"it":[19,65],"reduces":[20],"cost":[22],"wiring":[25],"required":[26],"along":[27],"with":[28],"electrical":[30],"hazards":[31],"having":[33],"long":[34],"wires":[35],"in":[36,55,99,116,141],"interconnection,":[38],"power":[39],"consumption,":[40],"and":[41,59,125],"signal":[42],"propagation":[43],"delays.":[44],"Since":[45],"problem":[47],"computing":[49],"minimum":[50,78],"routing":[53,62,74,101,123,148],"solutions":[54,75],"no-dogleg":[56,121,146],"reserved":[57,118,143],"two-":[58],"four-layer":[60,144],"channel":[61,100,122],"NP-hard,":[64],"interesting":[67],"to":[68,92,111,134],"develop":[69,89,105,128],"heuristic":[70],"algorithms":[71,91],"that":[72],"compute":[73],"possible.":[84],"this":[86],"paper":[87],"we":[88,104,127],"two":[90],"minimize":[93],"problem.":[102],"First":[103],"an":[106],"efficient":[107],"re-router":[108],"Further_Reduced_Wire_Length":[109],"(FRWL)":[110],"optimize":[112,135],"two-layer":[119],"(VH)":[120],"model":[124],"then":[126],"a":[129],"next":[130],"algorithm":[131],"Four_Layer_Reduced_Wire_Length":[132],"(FLRWL)":[133],"(VHVH)":[145],"Manhattan":[147],"model.":[149],"Experimental":[150],"results":[151],"computed":[152],"for":[153],"available":[154],"benchmark":[155],"instances":[156],"are":[157],"greatly":[158],"encouraging.":[159]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}