{"id":"https://openalex.org/W1990146626","doi":"https://doi.org/10.1109/isvdat.2014.6881051","title":"An approach for efficient FIR filter design for hearing aid application","display_name":"An approach for efficient FIR filter design for hearing aid application","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W1990146626","doi":"https://doi.org/10.1109/isvdat.2014.6881051","mag":"1990146626"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056366665","display_name":"Srinivasa Reddy Kotha","orcid":"https://orcid.org/0000-0003-0913-0699"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Srinivasa Reddy Kotha","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Birla Institute of Technology And Science, Pilani, India","Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology And Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081469380","display_name":"Devendra S. Bilaye","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Devendra Bilaye","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Birla Institute of Technology And Science, Pilani, India","Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology And Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080266015","display_name":"Utkarsh Jain","orcid":"https://orcid.org/0000-0002-1014-7861"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Utkarsh Jain","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Birla Institute of Technology And Science, Pilani, India","Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology And Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052376424","display_name":"Sahoo Subhendu Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sahoo Subhendu Kumar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Birla Institute of Technology And Science, Pilani, India","Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Birla Institute of Technology And Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Birla Inst. of Technol. & Sci., Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056366665"],"corresponding_institution_ids":["https://openalex.org/I74796645"],"apc_list":null,"apc_paid":null,"fwci":0.5901,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.65601783,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8036916255950928},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7975480556488037},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7494120597839355},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6537786722183228},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5242379307746887},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4987218379974365},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.476928174495697},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.46933239698410034},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4532630443572998},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.43778547644615173},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4146680533885956},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3987722396850586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3929549753665924},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.35509607195854187},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.30126166343688965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17247283458709717},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12194618582725525},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.08834630250930786}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8036916255950928},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7975480556488037},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7494120597839355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6537786722183228},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5242379307746887},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4987218379974365},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.476928174495697},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.46933239698410034},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4532630443572998},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.43778547644615173},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4146680533885956},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3987722396850586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3929549753665924},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.35509607195854187},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.30126166343688965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17247283458709717},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12194618582725525},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.08834630250930786},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1509600527","https://openalex.org/W1535749512","https://openalex.org/W1540130174","https://openalex.org/W1587217691","https://openalex.org/W1991526851","https://openalex.org/W2084025908","https://openalex.org/W2127124068","https://openalex.org/W2161779612"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3082309838","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W4385009842"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3],"constant":[4],"coefficient":[5],"finite":[6],"impulse":[7],"response":[8],"(FIR)":[9],"filter":[10,39],"design":[11],"has":[12,43,117],"been":[13,44,55,118],"proposed":[14,24,72,94],"for":[15,40],"hearing":[16,41],"aid":[17,42],"application.":[18],"The":[19,36,52,93],"major":[20],"change":[21],"in":[22,57,81,101,107],"the":[23,27,62,71,89,112,115],"architecture":[25,73,95,116],"is":[26],"use":[28,63],"of":[29,33,64,70,77,99,114],"4:2":[30],"compressors":[31],"instead":[32],"using":[34,49],"adders.":[35],"17":[37],"order":[38],"realized":[45],"at":[46],"gate":[47],"level":[48],"Verilog":[50],"HDL.":[51],"architectures":[53],"have":[54],"implemented":[56],"UMC":[58],"90nm":[59],"technology":[60],"by":[61,120],"Cadence":[65],"RTL":[66],"compiler.":[67],"Synthesis":[68],"results":[69],"show":[74],"an":[75],"improvement":[76],"39.4%":[78],"and":[79,83,105],"11.34%":[80],"speed":[82],"area":[84],"respectively":[85],"as":[86],"compared":[87],"to":[88],"recently":[90],"published":[91],"architecture.":[92],"provides":[96],"significant":[97],"gain":[98],"46.3%":[100],"area-delay":[102],"product":[103,109],"(ADP)":[104],"23.7%":[106],"power-delay":[108],"(PDP).":[110],"Finally,":[111],"functionality":[113],"verified":[119],"Altera":[121],"DSP":[122],"Builder":[123],"tool.":[124]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}