{"id":"https://openalex.org/W2087705326","doi":"https://doi.org/10.1109/istel.2012.6483080","title":"Design and implementation of a shared memory switch fabric","display_name":"Design and implementation of a shared memory switch fabric","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2087705326","doi":"https://doi.org/10.1109/istel.2012.6483080","mag":"2087705326"},"language":"en","primary_location":{"id":"doi:10.1109/istel.2012.6483080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/istel.2012.6483080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Symposium on Telecommunications (IST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033306414","display_name":"Mina Ejlali","orcid":null},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mina Ejlali","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran","Department of Electrical and computer engineering, Isfahan University of Technology, Isfahan, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]},{"raw_affiliation_string":"Department of Electrical and computer engineering, Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031153086","display_name":"Mohammad Ali Montazeri","orcid":null},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Ali Montazeri","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran","Department of Electrical and computer engineering, Isfahan University of Technology, Isfahan, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]},{"raw_affiliation_string":"Department of Electrical and computer engineering, Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052141236","display_name":"Hossein Saidi","orcid":"https://orcid.org/0000-0002-9568-0760"},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Saidi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran","Department of Electrical and computer engineering, Isfahan University of Technology, Isfahan, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]},{"raw_affiliation_string":"Department of Electrical and computer engineering, Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076591729","display_name":"Ali Ghiasian","orcid":"https://orcid.org/0000-0001-6783-3072"},"institutions":[{"id":"https://openalex.org/I170013655","display_name":"Isfahan University of Technology","ror":"https://ror.org/00af3sa43","country_code":"IR","type":"education","lineage":["https://openalex.org/I170013655"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Ghiasian","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran","Department of Electrical and computer engineering, Isfahan University of Technology, Isfahan, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]},{"raw_affiliation_string":"Department of Electrical and computer engineering, Isfahan University of Technology, Isfahan, Iran","institution_ids":["https://openalex.org/I170013655"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3726,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66342826,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"721","last_page":"727"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.986299991607666,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7347288727760315},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6667100191116333},{"id":"https://openalex.org/keywords/broadband","display_name":"Broadband","score":0.6060312986373901},{"id":"https://openalex.org/keywords/broadband-networks","display_name":"Broadband networks","score":0.5944420695304871},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5943273305892944},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5226283073425293},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5205631852149963},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5055458545684814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4561767280101776},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4513038396835327},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3212782144546509},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19768226146697998},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11502543091773987}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7347288727760315},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6667100191116333},{"id":"https://openalex.org/C509933004","wikidata":"https://www.wikidata.org/wiki/Q194163","display_name":"Broadband","level":2,"score":0.6060312986373901},{"id":"https://openalex.org/C125599584","wikidata":"https://www.wikidata.org/wiki/Q15057100","display_name":"Broadband networks","level":3,"score":0.5944420695304871},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5943273305892944},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5226283073425293},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5205631852149963},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5055458545684814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4561767280101776},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4513038396835327},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3212782144546509},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19768226146697998},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11502543091773987},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/istel.2012.6483080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/istel.2012.6483080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"6th International Symposium on Telecommunications (IST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324891","display_name":"Iran Telecommunication Research Center","ror":"https://ror.org/01a3g2z22"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W56213017","https://openalex.org/W323825564","https://openalex.org/W1518121951","https://openalex.org/W1917941153","https://openalex.org/W2001720017","https://openalex.org/W2024276896","https://openalex.org/W2031699110","https://openalex.org/W2098080845","https://openalex.org/W2103066735","https://openalex.org/W2121523570","https://openalex.org/W2124598370","https://openalex.org/W2161303543","https://openalex.org/W2165004256","https://openalex.org/W4256229502","https://openalex.org/W6602318523","https://openalex.org/W6611280349","https://openalex.org/W6640019718"],"related_works":["https://openalex.org/W1879998863","https://openalex.org/W2368226213","https://openalex.org/W2383584427","https://openalex.org/W4241133744","https://openalex.org/W366609296","https://openalex.org/W2375782580","https://openalex.org/W1981472273","https://openalex.org/W2352849928","https://openalex.org/W4302777045","https://openalex.org/W2491128879"],"abstract_inverted_index":{"Broadband":[0],"networks":[1,42,51,65],"satisfy":[2],"the":[3,49,57,60,79,84,110],"need":[4,26],"to":[5,29,82,99,169],"carry":[6],"integrated":[7],"traffic":[8],"involving":[9],"different":[10,21,102],"types":[11,103],"of":[12,39,62,101,104,113,165],"information":[13],"such":[14],"as":[15],"voice,":[16],"video":[17],"and":[18,32,52,90,94,152],"data.":[19],"Furthermore":[20],"services":[22],"with":[23],"multiple":[24],"requirements":[25],"specific":[27],"capabilities":[28],"be":[30],"provided":[31],"guaranteed":[33],"by":[34,69,147],"broadband":[35,50],"networks.":[36],"The":[37,87,127,141],"architecture":[38,61,129,146],"next":[40],"generation":[41],"has":[43],"an":[44],"important":[45],"effect":[46],"on":[47,136],"changing":[48],"providing":[53],"these":[54],"capabilities.":[55,86],"On":[56],"other":[58],"hand,":[59],"broad":[63],"band":[64],"is":[66,123,130],"highly":[67],"affected":[68],"high":[70,75,116],"speed":[71,76,117],"switches.":[72],"In":[73,157],"fact,":[74],"switches":[77],"are":[78],"target":[80],"technology":[81,96,134],"achieve":[83],"required":[85],"performance":[88],"demands":[89],"changes":[91],"in":[92],"IC":[93],"VLSI":[95,166],"have":[97],"led":[98],"emergence":[100],"switch":[105,120],"architectures.":[106],"This":[107],"paper,":[108],"proposes":[109],"architectural":[111],"details":[112],"a":[114,144],"scalable,":[115],"shared":[118],"memory":[119],"fabric":[121],"which":[122],"operating":[124],"at":[125],"20Gbps.":[126],"presented":[128],"implemented":[131],"using":[132],"FPGA":[133],"based":[135],"Xilinx's":[137],"Virtex":[138],"4":[139],"family.":[140],"design":[142,167],"presents":[143],"scalable":[145],"implementing":[148],"dynamic":[149],"address":[150],"allocation":[151],"efficient":[153],"internal":[154],"timing":[155],"management.":[156],"our":[158],"proposed":[159],"architecture,":[160],"we":[161],"also":[162],"consider":[163],"some":[164],"issues":[168],"make":[170],"it":[171],"more":[172],"appropriate":[173],"for":[174],"further":[175],"chip":[176],"designs.":[177]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}