{"id":"https://openalex.org/W4414231035","doi":"https://doi.org/10.1109/istc65386.2025.11154634","title":"Efficient Ordered Statistics Decoder with Unfolded Gaussian Elimination","display_name":"Efficient Ordered Statistics Decoder with Unfolded Gaussian Elimination","publication_year":2025,"publication_date":"2025-08-18","ids":{"openalex":"https://openalex.org/W4414231035","doi":"https://doi.org/10.1109/istc65386.2025.11154634"},"language":"en","primary_location":{"id":"doi:10.1109/istc65386.2025.11154634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/istc65386.2025.11154634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 13th International Symposium on Topics in Coding (ISTC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101516858","display_name":"Leyu Zhang","orcid":"https://orcid.org/0000-0003-2481-4722"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Leyu Zhang","raw_affiliation_strings":["&#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne,Telecommunications Circuits Laboratory (TCL),Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"&#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne,Telecommunications Circuits Laboratory (TCL),Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080998474","display_name":"Yuqing Ren","orcid":"https://orcid.org/0000-0003-2750-2011"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yuqing Ren","raw_affiliation_strings":["&#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne,Telecommunications Circuits Laboratory (TCL),Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"&#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne,Telecommunications Circuits Laboratory (TCL),Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100380082","display_name":"Chuan Zhang","orcid":"https://orcid.org/0000-0002-7736-6487"},"institutions":[{"id":"https://openalex.org/I4210090971","display_name":"Southeast University","ror":"https://ror.org/00cf0ab87","country_code":"BD","type":"education","lineage":["https://openalex.org/I4210090971"]}],"countries":["BD"],"is_corresponding":false,"raw_author_name":"Chuan Zhang","raw_affiliation_strings":["Southeast University,Lab of Efficient Architecture and Digital Signal Processing (LEADS),Nanjing,China"],"affiliations":[{"raw_affiliation_string":"Southeast University,Lab of Efficient Architecture and Digital Signal Processing (LEADS),Nanjing,China","institution_ids":["https://openalex.org/I4210090971"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["&#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne,Telecommunications Circuits Laboratory (TCL),Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"&#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne,Telecommunications Circuits Laboratory (TCL),Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101694397","display_name":"Yifei Shen","orcid":"https://orcid.org/0000-0003-4745-9145"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yifei Shen","raw_affiliation_strings":["&#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne,Telecommunications Circuits Laboratory (TCL),Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"&#x00C9;cole Polytechnique F&#x00E9;d&#x00E9;rale de Lausanne,Telecommunications Circuits Laboratory (TCL),Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101516858"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13561957,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9639999866485596,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9639999866485596,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.8822000026702881},{"id":"https://openalex.org/keywords/gaussian-elimination","display_name":"Gaussian elimination","score":0.5976999998092651},{"id":"https://openalex.org/keywords/gaussian","display_name":"Gaussian","score":0.48829999566078186},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4343999922275543},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4332999885082245},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.39329999685287476},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.38749998807907104},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.37209999561309814}],"concepts":[{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.8822000026702881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6384000182151794},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6209999918937683},{"id":"https://openalex.org/C126312332","wikidata":"https://www.wikidata.org/wiki/Q2658","display_name":"Gaussian elimination","level":3,"score":0.5976999998092651},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.48829999566078186},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4343999922275543},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4332999885082245},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.39329999685287476},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3917999863624573},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.38749998807907104},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.37209999561309814},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.36399999260902405},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.357699990272522},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.35740000009536743},{"id":"https://openalex.org/C204397858","wikidata":"https://www.wikidata.org/wiki/Q4437907","display_name":"List decoding","level":5,"score":0.34769999980926514},{"id":"https://openalex.org/C61326573","wikidata":"https://www.wikidata.org/wiki/Q1496376","display_name":"Gaussian process","level":3,"score":0.3131999969482422},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.3082999885082245},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2992999851703644},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.287200003862381},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.2809000015258789},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2752000093460083},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.26980000734329224},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.2660999894142151},{"id":"https://openalex.org/C132727834","wikidata":"https://www.wikidata.org/wiki/Q4892328","display_name":"Berlekamp\u2013Welch algorithm","level":5,"score":0.2606000006198883},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.25870001316070557},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2572999894618988},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.2517000138759613}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/istc65386.2025.11154634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/istc65386.2025.11154634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 13th International Symposium on Topics in Coding (ISTC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1973374248","https://openalex.org/W2035403610","https://openalex.org/W2084783904","https://openalex.org/W2100404241","https://openalex.org/W2106948546","https://openalex.org/W2119319086","https://openalex.org/W2134289255","https://openalex.org/W2156826724","https://openalex.org/W2438336923","https://openalex.org/W2902783485","https://openalex.org/W2942437977","https://openalex.org/W2960678779","https://openalex.org/W3015581511","https://openalex.org/W3135226217","https://openalex.org/W3208657910","https://openalex.org/W3216521614","https://openalex.org/W4200370870","https://openalex.org/W4254473762","https://openalex.org/W4312080373","https://openalex.org/W4312504734","https://openalex.org/W4315783231","https://openalex.org/W4323520955","https://openalex.org/W4387003360"],"related_works":[],"abstract_inverted_index":{"Ordered":[0],"statistics":[1],"decoding":[2,7,18,81],"(OSD)":[3],"is":[4],"a":[5,51,79,93,100,106],"universal":[6],"algorithm":[8],"for":[9,38,54,99],"short-length":[10],"linear":[11],"block":[12],"codes":[13],"that":[14],"approaches":[15],"maximum":[16],"likelihood":[17],"when":[19],"run":[20],"at":[21,105],"sufficiently":[22],"high":[23,27],"order.":[24],"However,":[25],"the":[26,89],"computational":[28],"complexity":[29],"and":[30,77],"latency":[31,44],"of":[32,96,108],"Gaussian":[33,62],"elimination":[34,63],"make":[35],"it":[36],"challenging":[37],"OSD":[39,55],"implementations":[40],"to":[41],"meet":[42],"stringent":[43],"constraints.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"design":[50],"hardware":[52],"decoder":[53],"with":[56,65],"order":[57],"one,":[58],"featuring":[59],"an":[60],"unfolded":[61],"architecture":[64,70],"configurable":[66],"parallelism.":[67],"The":[68],"proposed":[69],"can":[71],"efficiently":[72],"process":[73],"multiple":[74],"matrix":[75],"columns":[76],"guarantees":[78],"low":[80],"latency.":[82],"Based":[83],"on":[84],"65":[85],"nm":[86],"CMOS":[87],"technology,":[88],"synthesis":[90],"results":[91],"show":[92],"worst-case":[94],"throughput":[95],"958":[97],"Mbps":[98],"(128,":[101],"105)":[102],"polar":[103],"code":[104],"frequency":[107],"575":[109],"MHz.":[110]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}
