{"id":"https://openalex.org/W4238033241","doi":"https://doi.org/10.1109/isss.2002.1227181","title":"Low-power data memory communication for application-specific embedded processors","display_name":"Low-power data memory communication for application-specific embedded processors","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W4238033241","doi":"https://doi.org/10.1109/isss.2002.1227181"},"language":"en","primary_location":{"id":"doi:10.1109/isss.2002.1227181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isss.2002.1227181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"15th International Symposium on System Synthesis, 2002.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066666709","display_name":"P. Petrov","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Petrov","raw_affiliation_strings":["University of California, San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059168672","display_name":"A. Orailoglu","orcid":null},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Orailoglu","raw_affiliation_strings":["University of California, San Diego"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, San Diego","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.38959581,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8172817230224609},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5585405230522156},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43990808725357056},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43960684537887573},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.43176108598709106},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4131615161895752},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36968880891799927},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30712175369262695},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2280697226524353}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8172817230224609},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5585405230522156},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43990808725357056},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43960684537887573},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.43176108598709106},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4131615161895752},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36968880891799927},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30712175369262695},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2280697226524353},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isss.2002.1227181","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isss.2002.1227181","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"15th International Symposium on System Synthesis, 2002.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2109940557","https://openalex.org/W2466832359","https://openalex.org/W3172493050","https://openalex.org/W1582019636","https://openalex.org/W1499005795","https://openalex.org/W1536183945","https://openalex.org/W2593798266","https://openalex.org/W2070126461","https://openalex.org/W4385420271","https://openalex.org/W4312192618"],"abstract_inverted_index":{"We":[0,21],"propose":[1],"a":[2,43,111],"novel":[3],"customization":[4],"methodology":[5],"for":[6,68,96,110],"power":[7,44,83],"reduction":[8],"on":[9,85],"the":[10,23,34,38,53,57,66,69,78,86,98,105,108],"communication":[11,47],"link":[12],"between":[13,52],"an":[14],"embedded":[15],"processor":[16,54,79],"and":[17,26,56],"its":[18],"data":[19,39,58,61,71,114],"memory.":[20,59],"target":[22],"address":[24,46,87],"bus":[25],"show":[27],"how":[28],"by":[29],"utilizing":[30],"application":[31],"information":[32,76],"about":[33],"memory":[35,62],"references":[36],"in":[37],"intensive":[40,115],"program":[41],"loops,":[42],"efficient":[45,90],"protocol":[48],"can":[49],"be":[50],"established":[51],"core":[55],"The":[60,101],"controller":[63],"thus":[64],"generates":[65],"addresses":[67],"various":[70],"streams":[72],"with":[73],"minimal":[74],"run-time":[75],"from":[77],"engine,":[80],"achieving":[81],"significant":[82],"reductions":[84],"bus.":[88],"An":[89],"reprogrammable":[91],"hardware":[92],"support":[93],"is":[94],"presented":[95],"enabling":[97],"proposed":[99],"methodology.":[100],"experimental":[102],"results":[103],"demonstrate":[104],"efficacy":[106],"of":[107,113],"approach":[109],"set":[112],"applications.":[116]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}