{"id":"https://openalex.org/W4235511888","doi":"https://doi.org/10.1109/isss.2002.1227165","title":"Modeling assembly instruction timing in superscalar architectures","display_name":"Modeling assembly instruction timing in superscalar architectures","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W4235511888","doi":"https://doi.org/10.1109/isss.2002.1227165"},"language":"en","primary_location":{"id":"doi:10.1109/isss.2002.1227165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isss.2002.1227165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"15th International Symposium on System Synthesis, 2002.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080127612","display_name":"G. Beltrame","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140880","display_name":"Cefriel","ror":"https://ror.org/046bfkz44","country_code":"IT","type":"nonprofit","lineage":["https://openalex.org/I4210140880"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G. Beltrame","raw_affiliation_strings":["CEFRIEL Research Centre, Via R. Fucini, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"CEFRIEL Research Centre, Via R. Fucini, Milano, Italy","institution_ids":["https://openalex.org/I4210140880"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010851953","display_name":"C. Brandolese","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Brandolese","raw_affiliation_strings":["Politecnico di Milano, Piazza L. da Vinci, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Piazza L. da Vinci, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052803987","display_name":"William Fornaciari","orcid":"https://orcid.org/0000-0001-8294-730X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"W. Fornaciari","raw_affiliation_strings":["Politecnico di Milano, Piazza L. da Vinci, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Piazza L. da Vinci, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079892780","display_name":"F. Salice","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Salice","raw_affiliation_strings":["Politecnico di Milano, Piazza L. da Vinci, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Piazza L. da Vinci, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Sciuto","raw_affiliation_strings":["Politecnico di Milano, Piazza L. da Vinci, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Piazza L. da Vinci, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073368383","display_name":"V. Trianni","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Trianni","raw_affiliation_strings":["Politecnico di Milano, Piazza L. da Vinci, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Piazza L. da Vinci, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5080127612"],"corresponding_institution_ids":["https://openalex.org/I4210140880"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3830492,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9812999963760376,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9674000144004822,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.8968889713287354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.750808835029602},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5908070802688599},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5464824438095093}],"concepts":[{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.8968889713287354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.750808835029602},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5908070802688599},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5464824438095093}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isss.2002.1227165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isss.2002.1227165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"15th International Symposium on System Synthesis, 2002.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2155859962","https://openalex.org/W2068566961","https://openalex.org/W2131679972","https://openalex.org/W2520487307","https://openalex.org/W1519970665","https://openalex.org/W2010045045","https://openalex.org/W4246078797","https://openalex.org/W1825359641","https://openalex.org/W1991993901"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"original":[4],"model":[5,24,37],"of":[6,10],"the":[7],"execution":[8],"time":[9],"assembly":[11],"instructions":[12],"in":[13],"superscalar":[14],"architectures.":[15,52],"The":[16,39,53],"approach":[17],"is":[18],"based":[19],"on":[20],"a":[21,27,30,43,57,62],"rigorous":[22],"mathematical":[23],"and":[25,29,36],"provides":[26,42],"methodology":[28,40],"toolset":[31],"to":[32],"perform":[33],"data":[34],"analysis":[35],"tuning.":[38],"also":[41],"framework":[44],"for":[45,50],"building":[46],"new":[47],"trace":[48],"simulators":[49],"generic":[51],"results":[54],"obtained":[55],"show":[56],"good":[58],"accuracy":[59],"paired":[60],"with":[61],"satisfactory":[63],"computational":[64],"efficiency.":[65]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}