{"id":"https://openalex.org/W4241324200","doi":"https://doi.org/10.1109/isss.2002.1227148","title":"An accelerated datapath width optimization scheme for area reduction of embedded systems","display_name":"An accelerated datapath width optimization scheme for area reduction of embedded systems","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W4241324200","doi":"https://doi.org/10.1109/isss.2002.1227148"},"language":"en","primary_location":{"id":"doi:10.1109/isss.2002.1227148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isss.2002.1227148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"15th International Symposium on System Synthesis, 2002.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059599104","display_name":"M.M. Uddin","orcid":null},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"M.M. Uddin","raw_affiliation_strings":["Kyushu University, Kasuga, Japan"],"affiliations":[{"raw_affiliation_string":"Kyushu University, Kasuga, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072577435","display_name":"Y. Cao","orcid":null},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Cao","raw_affiliation_strings":["Kyushu University, Kasuga, Japan"],"affiliations":[{"raw_affiliation_string":"Kyushu University, Kasuga, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066089294","display_name":"H. Yasuura","orcid":null},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Yasuura","raw_affiliation_strings":["Kyushu University, Kasuga, Japan"],"affiliations":[{"raw_affiliation_string":"Kyushu University, Kasuga, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059599104"],"corresponding_institution_ids":["https://openalex.org/I135598925"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.390453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9825999736785889,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9825999736785889,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9280999898910522,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9162999987602234,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9300426244735718},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7871819734573364},{"id":"https://openalex.org/keywords/pruning","display_name":"Pruning","score":0.7049500346183777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6620280742645264},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6279104351997375},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5017576217651367},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.46910223364830017},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.4208782911300659},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3990262746810913},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32146915793418884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31962019205093384},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18063706159591675}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9300426244735718},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7871819734573364},{"id":"https://openalex.org/C108010975","wikidata":"https://www.wikidata.org/wiki/Q500094","display_name":"Pruning","level":2,"score":0.7049500346183777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6620280742645264},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6279104351997375},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5017576217651367},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.46910223364830017},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.4208782911300659},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3990262746810913},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32146915793418884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31962019205093384},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18063706159591675},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isss.2002.1227148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isss.2002.1227148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"15th International Symposium on System Synthesis, 2002.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.377.4994","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.377.4994","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2002/isss02/pdffiles/p032.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2128469014","https://openalex.org/W2224753180","https://openalex.org/W2996717348","https://openalex.org/W2009437701","https://openalex.org/W2034700470","https://openalex.org/W2355910912","https://openalex.org/W1868968390","https://openalex.org/W1941382975","https://openalex.org/W2150005717","https://openalex.org/W2749207361"],"abstract_inverted_index":{"Datapath":[0],"width":[1],"optimization":[2,19,64],"is":[3,20,38,88,100],"very":[4],"effective":[5,49],"for":[6,70,77],"reducing":[7],"the":[8,63,81],"area":[9],"of":[10,18,57,85],"a":[11,27,39,67,71,75,94],"custom-made":[12],"embedded":[13],"system.":[14],"The":[15,35],"trivial":[16],"way":[17],"to":[21,29],"iteratively":[22],"customize,":[23],"evaluate,":[24],"and":[25,74,79],"redesign":[26],"system":[28],"reach":[30],"near":[31],"an":[32,48],"optimal":[33],"value.":[34],"resulting":[36],"effect":[37],"long":[40],"design":[41,58,86,98],"time.":[42],"In":[43],"this":[44],"paper,":[45],"we":[46],"introduce":[47],"scheme":[50],"that":[51,93],"accelerates":[52],"design.":[53],"A":[54],"system-level":[55],"pruning":[56,84],"exploration":[59],"space":[60,87],"speeds":[61],"up":[62],"process.":[65],"Through":[66],"single-pass":[68],"simulation":[69],"reference":[72],"customization":[73],"model":[76],"estimating":[78],"evaluating":[80],"system's":[82],"performance,":[83],"achieved.":[89],"Experimental":[90],"results":[91],"show":[92],"substantial":[95],"reduction":[96],"in":[97],"time":[99],"possible.":[101]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}