{"id":"https://openalex.org/W4251361944","doi":"https://doi.org/10.1109/isss.2000.874052","title":"Hardware synthesis from SPDF representation for multimedia applications","display_name":"Hardware synthesis from SPDF representation for multimedia applications","publication_year":2002,"publication_date":"2002-11-07","ids":{"openalex":"https://openalex.org/W4251361944","doi":"https://doi.org/10.1109/isss.2000.874052"},"language":"en","primary_location":{"id":"doi:10.1109/isss.2000.874052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isss.2000.874052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th International Symposium on System Synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086562185","display_name":"Chanik Park","orcid":"https://orcid.org/0000-0002-1909-7936"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Chanik Park","raw_affiliation_strings":["Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029793438","display_name":"Soonhoi Ha","orcid":"https://orcid.org/0000-0001-7472-9142"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Soonhoi Ha","raw_affiliation_strings":["Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Seoul National University, Seoul, South Korea","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086562185"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34660826,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e81 a","issue":null,"first_page":"215","last_page":"220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9546959400177002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8581602573394775},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7367148399353027},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6455501317977905},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5891061425209045},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5608890652656555},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5063484907150269},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.48437127470970154},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.46471986174583435},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43362027406692505},{"id":"https://openalex.org/keywords/multimedia","display_name":"Multimedia","score":0.35193854570388794},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31646108627319336},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28373485803604126},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23615100979804993},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08454030752182007}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9546959400177002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8581602573394775},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7367148399353027},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6455501317977905},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5891061425209045},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5608890652656555},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5063484907150269},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.48437127470970154},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.46471986174583435},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43362027406692505},{"id":"https://openalex.org/C49774154","wikidata":"https://www.wikidata.org/wiki/Q131765","display_name":"Multimedia","level":1,"score":0.35193854570388794},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31646108627319336},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28373485803604126},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23615100979804993},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08454030752182007},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isss.2000.874052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isss.2000.874052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 13th International Symposium on System Synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W376631855","https://openalex.org/W1496267491","https://openalex.org/W2070385897","https://openalex.org/W2091158003","https://openalex.org/W2155256384","https://openalex.org/W2160846021","https://openalex.org/W4237338066","https://openalex.org/W4239791078","https://openalex.org/W4249832240","https://openalex.org/W4255425514","https://openalex.org/W6612737062","https://openalex.org/W6629762304"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W2077870657","https://openalex.org/W2537479781"],"abstract_inverted_index":{"Even":[0],"though":[1],"high-level":[2],"hardware":[3],"synthesis":[4],"from":[5,50],"dataflow":[6,21,53,61],"graphs":[7],"is":[8,56],"becoming":[9],"popular":[10],"in":[11,88],"designing":[12],"DSP":[13],"(digital":[14],"signal":[15],"processor)":[16],"systems,":[17],"the":[18,28,100,103],"currently":[19],"used":[20],"models":[22],"are":[23],"inefficient":[24],"for":[25,63],"dealing":[26],"with":[27,74,95],"emerging":[29],"multimedia":[30,65],"applications,":[31],"since":[32],"they":[33],"do":[34],"not":[35],"support":[36],"global":[37],"parameter":[38],"updates.":[39],"In":[40],"this":[41],"paper,":[42],"we":[43,77],"propose":[44],"a":[45,69,80,107],"VHDL":[46],"code":[47],"generation":[48],"method":[49],"synchronous":[51,60],"piggybacked":[52],"(SPDF),":[54],"which":[55],"an":[57],"extension":[58],"of":[59,90,102,110],"(SDF),":[62],"representing":[64],"applications.":[66],"By":[67],"constructing":[68],"globally":[70],"shared":[71],"memory":[72,91],"structure":[73],"limited":[75],"access,":[76],"can":[78],"obtain":[79],"more":[81],"efficient":[82],"RTL":[83],"(register":[84],"transfer":[85],"level)":[86],"architecture,":[87],"terms":[89],"and":[92],"performance,":[93],"compared":[94],"other":[96],"approaches.":[97],"We":[98],"demonstrate":[99],"usefulness":[101],"proposed":[104],"approach":[105],"using":[106],"preliminary":[108],"example":[109],"MP3":[111],"decoders.":[112]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}