{"id":"https://openalex.org/W3007787773","doi":"https://doi.org/10.1109/isspit47144.2019.9001896","title":"On the realization of Current-Mode Fractional-order Simulated Inductors","display_name":"On the realization of Current-Mode Fractional-order Simulated Inductors","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3007787773","doi":"https://doi.org/10.1109/isspit47144.2019.9001896","mag":"3007787773"},"language":"en","primary_location":{"id":"doi:10.1109/isspit47144.2019.9001896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isspit47144.2019.9001896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036947362","display_name":"Kareem H. Khattab","orcid":null},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Kareem H. Khattab","raw_affiliation_strings":["Nanoelectronics Integrated Systems Center, Nile University,Giza,Egypt","Nanoelectronics Integrated Systems Center, Nile University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center, Nile University,Giza,Egypt","institution_ids":["https://openalex.org/I57629906"]},{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center, Nile University, Giza, Egypt","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035566088","display_name":"Ahmed H. Madian","orcid":"https://orcid.org/0000-0001-8313-8088"},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed H. Madian","raw_affiliation_strings":["Nanoelectronics Integrated Systems Center, Nile University,Giza,Egypt","Nanoelectronics Integrated Systems Center, Nile University, Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center, Nile University,Giza,Egypt","institution_ids":["https://openalex.org/I57629906"]},{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center, Nile University, Giza, Egypt","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039814573","display_name":"Ahmed S. Elwakil","orcid":"https://orcid.org/0000-0002-3972-5434"},"institutions":[{"id":"https://openalex.org/I168635309","display_name":"University of Calgary","ror":"https://ror.org/03yjb2x39","country_code":"CA","type":"education","lineage":["https://openalex.org/I168635309"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ahmed S. Elwakil","raw_affiliation_strings":["University of Calgary,Department of Electrical and Computer Engineering,Alberta,Canada","Department of Electrical and Computer Engineering, University of Calgary, Alberta, Canada"],"affiliations":[{"raw_affiliation_string":"University of Calgary,Department of Electrical and Computer Engineering,Alberta,Canada","institution_ids":["https://openalex.org/I168635309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Calgary, Alberta, Canada","institution_ids":["https://openalex.org/I168635309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102869443","display_name":"Ahmed G. Radwan","orcid":"https://orcid.org/0000-0001-6079-4138"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed G. Radwan","raw_affiliation_strings":["Cairo University,Engineering Mathematics and Physics Department,Egypt","Engineering Mathematics and Physics Department, Cairo University, Egypt"],"affiliations":[{"raw_affiliation_string":"Cairo University,Engineering Mathematics and Physics Department,Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"Engineering Mathematics and Physics Department, Cairo University, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5036947362"],"corresponding_institution_ids":["https://openalex.org/I57629906"],"apc_list":null,"apc_paid":null,"fwci":0.0978,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46172318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.9027501344680786},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8583301305770874},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7905502319335938},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6086885333061218},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5598174333572388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4326658546924591},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.42711806297302246},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3649187982082367},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26485979557037354},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2320408821105957},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21760806441307068},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16844338178634644}],"concepts":[{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.9027501344680786},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8583301305770874},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7905502319335938},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6086885333061218},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5598174333572388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4326658546924591},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.42711806297302246},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3649187982082367},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26485979557037354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2320408821105957},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21760806441307068},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16844338178634644},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isspit47144.2019.9001896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isspit47144.2019.9001896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W570414484","https://openalex.org/W1900601093","https://openalex.org/W1980828417","https://openalex.org/W1989773657","https://openalex.org/W1991557269","https://openalex.org/W2003295409","https://openalex.org/W2050676600","https://openalex.org/W2070420940","https://openalex.org/W2090695546","https://openalex.org/W2129380152","https://openalex.org/W2129538314","https://openalex.org/W2259227674","https://openalex.org/W4239393462","https://openalex.org/W6616229905","https://openalex.org/W6640024687","https://openalex.org/W6668263149"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W2313216219","https://openalex.org/W1561306903","https://openalex.org/W2563702065"],"abstract_inverted_index":{"The":[0],"objective":[1],"of":[2,11],"this":[3],"work":[4],"is":[5],"to":[6,17],"revisit":[7],"the":[8,45],"design":[9],"criteria":[10],"current-mode":[12],"simulated":[13,35],"inductors":[14],"in":[15],"order":[16],"realize":[18],"their":[19],"fractional-order":[20,34,39],"versions.":[21],"Numerical":[22],"simulations":[23,27],"and":[24,50],"SPICE":[25],"circuits":[26,47],"are":[28,48],"carried":[29],"out":[30],"on":[31,44],"these":[32],"generalized":[33],"inductors.":[36],"As":[37],"well,":[38],"low":[40],"pass":[41],"filters":[42],"based":[43],"proposed":[46],"realized":[49],"validated.":[51]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}