{"id":"https://openalex.org/W2600473621","doi":"https://doi.org/10.1109/isspit.2016.7886052","title":"An FPGA design for the Two-Band Fast Discrete Hartley Transform","display_name":"An FPGA design for the Two-Band Fast Discrete Hartley Transform","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2600473621","doi":"https://doi.org/10.1109/isspit.2016.7886052","mag":"2600473621"},"language":"en","primary_location":{"id":"doi:10.1109/isspit.2016.7886052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isspit.2016.7886052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090400875","display_name":"Labros Pyrgas","orcid":null},"institutions":[{"id":"https://openalex.org/I1319660883","display_name":"Technological Educational Institute of Western Greece","ror":"https://ror.org/01mymm084","country_code":"GR","type":"education","lineage":["https://openalex.org/I1319660883"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Labros Pyrgas","raw_affiliation_strings":["Digital IC dEsign and Systems Laboratory (DICES Lab) Computer and Informatics Engineering Department Technological Educational Institute of Western Greece, Antirrion, Greece"],"affiliations":[{"raw_affiliation_string":"Digital IC dEsign and Systems Laboratory (DICES Lab) Computer and Informatics Engineering Department Technological Educational Institute of Western Greece, Antirrion, Greece","institution_ids":["https://openalex.org/I1319660883"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082037558","display_name":"Paris Kitsos","orcid":"https://orcid.org/0000-0003-1851-8775"},"institutions":[{"id":"https://openalex.org/I1319660883","display_name":"Technological Educational Institute of Western Greece","ror":"https://ror.org/01mymm084","country_code":"GR","type":"education","lineage":["https://openalex.org/I1319660883"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Paris Kitsos","raw_affiliation_strings":["Digital IC dEsign and Systems Laboratory (DICES Lab) Computer and Informatics Engineering Department Technological Educational Institute of Western Greece, Antirrion, Greece"],"affiliations":[{"raw_affiliation_string":"Digital IC dEsign and Systems Laboratory (DICES Lab) Computer and Informatics Engineering Department Technological Educational Institute of Western Greece, Antirrion, Greece","institution_ids":["https://openalex.org/I1319660883"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009555116","display_name":"Athanassios Skodras","orcid":"https://orcid.org/0000-0002-3872-4325"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Athanassios N. Skodras","raw_affiliation_strings":["Electrical and Computer Engineering Department University of Patras, Patras, Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090400875"],"corresponding_institution_ids":["https://openalex.org/I1319660883"],"apc_list":null,"apc_paid":null,"fwci":0.2522,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58753126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"2014","issue":null,"first_page":"295","last_page":"299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.779107928276062},{"id":"https://openalex.org/keywords/discrete-hartley-transform","display_name":"Discrete Hartley transform","score":0.7720726728439331},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.667615532875061},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6591028571128845},{"id":"https://openalex.org/keywords/hartley-transform","display_name":"Hartley transform","score":0.6179839372634888},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5518869757652283},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.5214635729789734},{"id":"https://openalex.org/keywords/discrete-fourier-transform","display_name":"Discrete Fourier transform (general)","score":0.4138803482055664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3672040104866028},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.349836140871048},{"id":"https://openalex.org/keywords/fractional-fourier-transform","display_name":"Fractional Fourier transform","score":0.20745673775672913},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.19881823658943176},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19625964760780334},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1401614546775818},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10924839973449707},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.10807609558105469},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.07244789600372314}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.779107928276062},{"id":"https://openalex.org/C192853989","wikidata":"https://www.wikidata.org/wiki/Q1006531","display_name":"Discrete Hartley transform","level":5,"score":0.7720726728439331},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.667615532875061},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6591028571128845},{"id":"https://openalex.org/C67757890","wikidata":"https://www.wikidata.org/wiki/Q1567607","display_name":"Hartley transform","level":5,"score":0.6179839372634888},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5518869757652283},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.5214635729789734},{"id":"https://openalex.org/C57733114","wikidata":"https://www.wikidata.org/wiki/Q1006032","display_name":"Discrete Fourier transform (general)","level":5,"score":0.4138803482055664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3672040104866028},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.349836140871048},{"id":"https://openalex.org/C76563020","wikidata":"https://www.wikidata.org/wiki/Q4817582","display_name":"Fractional Fourier transform","level":4,"score":0.20745673775672913},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.19881823658943176},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19625964760780334},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1401614546775818},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10924839973449707},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.10807609558105469},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.07244789600372314},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isspit.2016.7886052","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isspit.2016.7886052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1542480758","https://openalex.org/W1975754844","https://openalex.org/W1976055929","https://openalex.org/W1992001668","https://openalex.org/W2006724675","https://openalex.org/W2008470112","https://openalex.org/W2012941225","https://openalex.org/W2042977463","https://openalex.org/W2096017280","https://openalex.org/W2096349793","https://openalex.org/W2111431579","https://openalex.org/W2126655588","https://openalex.org/W2153634094","https://openalex.org/W3106175812"],"related_works":["https://openalex.org/W2006724675","https://openalex.org/W4234987225","https://openalex.org/W2161459641","https://openalex.org/W2057012375","https://openalex.org/W2004809679","https://openalex.org/W1545201129","https://openalex.org/W1908181305","https://openalex.org/W4379386706","https://openalex.org/W2097561720","https://openalex.org/W2188879807"],"abstract_inverted_index":{"The":[0,32,65],"discrete":[1],"Hartley":[2,25,45],"transform":[3],"finds":[4],"numerous":[5],"applications":[6],"in":[7,29],"signal":[8],"and":[9,47,72],"image":[10],"processing.":[11],"An":[12],"efficient":[13],"Field":[14],"Programmable":[15],"Gate":[16],"Array":[17],"implementation":[18],"for":[19],"the":[20,40],"64-point":[21,41],"Two-Band":[22,42],"Fast":[23,43],"Discrete":[24,44],"Transform":[26,46],"is":[27],"proposed":[28],"this":[30],"communication.":[31],"architecture":[33,66],"requires":[34],"57":[35],"clock":[36,63],"cycles":[37],"to":[38,53],"compute":[39],"reaches":[48],"a":[49,60,75],"rate":[50],"of":[51,79],"up":[52],"103.82":[54],"million":[55],"samples":[56],"per":[57],"second":[58],"at":[59],"92":[61],"MHz":[62],"frequency.":[64],"has":[67],"been":[68],"implemented":[69],"using":[70],"VHDL":[71],"realized":[73],"on":[74],"Cyclone":[76],"IV":[77],"FPGA":[78],"Altera.":[80]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}