{"id":"https://openalex.org/W1946818098","doi":"https://doi.org/10.1109/isspit.2014.7300591","title":"Re-configurable coherent event forwarding mechanism for multiprocessor systems","display_name":"Re-configurable coherent event forwarding mechanism for multiprocessor systems","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1946818098","doi":"https://doi.org/10.1109/isspit.2014.7300591","mag":"1946818098"},"language":"en","primary_location":{"id":"doi:10.1109/isspit.2014.7300591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isspit.2014.7300591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013399549","display_name":"Vasant Easwaran","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vasant Easwaran","raw_affiliation_strings":["Embedded Processing Business Unit, Processor SoC Architecture team","SoC Architecture team, Embedded Processing Business Unit, Texas Instruments India"],"affiliations":[{"raw_affiliation_string":"Embedded Processing Business Unit, Processor SoC Architecture team","institution_ids":["https://openalex.org/I4210145666"]},{"raw_affiliation_string":"SoC Architecture team, Embedded Processing Business Unit, Texas Instruments India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044937170","display_name":"Mihir Mody","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mihir Mody","raw_affiliation_strings":["Embedded Processing Business Unit, Processor SoC Architecture team","SoC Architecture team, Embedded Processing Business Unit, Texas Instruments India"],"affiliations":[{"raw_affiliation_string":"Embedded Processing Business Unit, Processor SoC Architecture team","institution_ids":["https://openalex.org/I4210145666"]},{"raw_affiliation_string":"SoC Architecture team, Embedded Processing Business Unit, Texas Instruments India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063517592","display_name":"Prithvi Shankar","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prithvi Shankar","raw_affiliation_strings":["Embedded Processing Business Unit, Processor SoC Architecture team","SoC Architecture team, Embedded Processing Business Unit, Texas Instruments India"],"affiliations":[{"raw_affiliation_string":"Embedded Processing Business Unit, Processor SoC Architecture team","institution_ids":["https://openalex.org/I4210145666"]},{"raw_affiliation_string":"SoC Architecture team, Embedded Processing Business Unit, Texas Instruments India","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013399549"],"corresponding_institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07157623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"54","issue":null,"first_page":"000218","last_page":"000221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7817800045013428},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.7154847383499146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6251225471496582},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6248977184295654},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5288708806037903},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49631863832473755},{"id":"https://openalex.org/keywords/automotive-industry","display_name":"Automotive industry","score":0.48142144083976746},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45875266194343567},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.45106178522109985},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.4498922526836395},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4312435984611511},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38316720724105835},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35922539234161377},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26517391204833984},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10040223598480225},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09621047973632812}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7817800045013428},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.7154847383499146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6251225471496582},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6248977184295654},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5288708806037903},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49631863832473755},{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.48142144083976746},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45875266194343567},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.45106178522109985},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.4498922526836395},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4312435984611511},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38316720724105835},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35922539234161377},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26517391204833984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10040223598480225},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09621047973632812},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isspit.2014.7300591","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isspit.2014.7300591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Signal Processing and Information Technology (ISSPIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1996777742","https://openalex.org/W2013151026","https://openalex.org/W2062660772","https://openalex.org/W2078415153","https://openalex.org/W2092529530","https://openalex.org/W2147243592","https://openalex.org/W2166281814","https://openalex.org/W6681804045"],"related_works":["https://openalex.org/W4288898221","https://openalex.org/W2097391334","https://openalex.org/W2347462420","https://openalex.org/W1514054908","https://openalex.org/W3081551578","https://openalex.org/W2357192602","https://openalex.org/W2326041751","https://openalex.org/W1984516971","https://openalex.org/W1944369214","https://openalex.org/W2113372412"],"abstract_inverted_index":{"End":[0],"applications":[1],"like":[2],"automotive,":[3],"mobile,":[4],"industrial,":[5],"communications":[6],"and":[7,21,52,70,97,142,190],"infrastructure":[8],"require":[9],"hardware":[10,24],"architectures":[11,25],"with":[12,35,140],"multiple":[13,28],"processing":[14,50,125],"elements":[15,51,126],"to":[16,30,41,100,122,127,156,164,197],"reduce":[17],"overall":[18],"system":[19],"cost":[20],"power.":[22],"Typical":[23],"consist":[26],"of":[27,39,60,74,118,137,170,195],"processors":[29],"meet":[31,42],"computational":[32],"needs":[33],"along":[34,139],"a":[36,95,151,192],"rich":[37],"set":[38],"peripherals":[40],"connectivity":[43],"requirements.":[44],"The":[45,115,130,145,160,180],"complex":[46],"interaction":[47],"between":[48],"the":[49,53,75,124,157,198],"peripheral":[54,128],"poses":[55],"technical":[56],"challenges":[57],"in":[58,103,135,150],"terms":[59,136],"assigning":[61],"use":[62,90,178],"case":[63],"specific":[64],"role":[65],"for":[66,79],"each":[67],"component.":[68],"Interrupts":[69],"events":[71],"are":[72,107],"one":[73],"basic":[76],"building":[77],"blocks":[78],"communication,":[80],"which":[81,106],"typically":[82],"gets":[83],"statically":[84],"assigned":[85],"during":[86],"design,":[87],"prohibiting":[88],"certain":[89],"cases.":[91],"This":[92],"paper":[93],"proposes":[94],"simple":[96],"efficient":[98],"architecture":[99,121,132,147],"route":[101],"interrupts":[102],"multicore":[104,152],"devices,":[105],"fully":[108],"configurable":[109],"by":[110],"software":[111,143],"based":[112],"on":[113],"end-application.":[114],"solution":[116,182],"consists":[117],"symmetric":[119],"crossbar":[120],"connect":[123],"endpoints.":[129],"proposed":[131,146,181],"is":[133,148],"optimal":[134],"latency":[138],"design":[141],"efficiency.":[144],"implemented":[149],"SoC":[153],"(System-on-chip)":[154],"catering":[155],"automotive":[158],"market.":[159],"implementation":[161],"provides":[162],"up":[163],"420":[165],"<sup":[166],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[167],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2000</sup>":[168],"combinations":[169],"possible":[171,177],"interrupt":[172],"connections,":[173],"thereby":[174],"enabling":[175],"any":[176],"case.":[179],"has":[183],"no":[184],"additional":[185],"latency,":[186],"one-time":[187],"static":[188],"configuration":[189],"adds":[191],"nominal":[193],"overhead":[194],"0.17%":[196],"silicon":[199],"die":[200],"area.":[201]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}