{"id":"https://openalex.org/W2166579590","doi":"https://doi.org/10.1109/isspa.2007.4555314","title":"Realization of algorithm for the computation of third-order cross moments using FPGA","display_name":"Realization of algorithm for the computation of third-order cross moments using FPGA","publication_year":2007,"publication_date":"2007-02-01","ids":{"openalex":"https://openalex.org/W2166579590","doi":"https://doi.org/10.1109/isspa.2007.4555314","mag":"2166579590"},"language":"en","primary_location":{"id":"doi:10.1109/isspa.2007.4555314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isspa.2007.4555314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 9th International Symposium on Signal Processing and Its Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045666717","display_name":"Syed Manzoor Qasim","orcid":"https://orcid.org/0000-0002-6407-2092"},"institutions":[{"id":"https://openalex.org/I28022161","display_name":"King Saud University","ror":"https://ror.org/02f81g417","country_code":"SA","type":"education","lineage":["https://openalex.org/I28022161"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Syed Manzoor Qasim","raw_affiliation_strings":["Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia","institution_ids":["https://openalex.org/I28022161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048294128","display_name":"Saleh A. Alshebeili","orcid":"https://orcid.org/0000-0003-4157-9277"},"institutions":[{"id":"https://openalex.org/I28022161","display_name":"King Saud University","ror":"https://ror.org/02f81g417","country_code":"SA","type":"education","lineage":["https://openalex.org/I28022161"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Saleh A. Alshebeili","raw_affiliation_strings":["Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia","institution_ids":["https://openalex.org/I28022161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100891730","display_name":"Ateeq Ahmad Khan","orcid":null},"institutions":[{"id":"https://openalex.org/I28022161","display_name":"King Saud University","ror":"https://ror.org/02f81g417","country_code":"SA","type":"education","lineage":["https://openalex.org/I28022161"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Ateeq A. Khan","raw_affiliation_strings":["Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia","institution_ids":["https://openalex.org/I28022161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084067631","display_name":"Shuja A. Abbasi","orcid":null},"institutions":[{"id":"https://openalex.org/I28022161","display_name":"King Saud University","ror":"https://ror.org/02f81g417","country_code":"SA","type":"education","lineage":["https://openalex.org/I28022161"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Shuja A. Abbasi","raw_affiliation_strings":["Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia","institution_ids":["https://openalex.org/I28022161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19231905,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.9125133156776428},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8714417219161987},{"id":"https://openalex.org/keywords/cumulant","display_name":"Cumulant","score":0.8357428908348083},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6823686957359314},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6704275012016296},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6340550780296326},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5098239779472351},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48651260137557983},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.44212907552719116},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4243791401386261},{"id":"https://openalex.org/keywords/higher-order-statistics","display_name":"Higher-order statistics","score":0.4226856827735901},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40078097581863403},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3714728057384491},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.24621090292930603},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22681286931037903},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.09471240639686584}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.9125133156776428},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8714417219161987},{"id":"https://openalex.org/C172686274","wikidata":"https://www.wikidata.org/wiki/Q746007","display_name":"Cumulant","level":2,"score":0.8357428908348083},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6823686957359314},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6704275012016296},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6340550780296326},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5098239779472351},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48651260137557983},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.44212907552719116},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4243791401386261},{"id":"https://openalex.org/C2780576426","wikidata":"https://www.wikidata.org/wiki/Q5757980","display_name":"Higher-order statistics","level":4,"score":0.4226856827735901},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40078097581863403},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3714728057384491},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.24621090292930603},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22681286931037903},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.09471240639686584},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isspa.2007.4555314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isspa.2007.4555314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 9th International Symposium on Signal Processing and Its Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1561301591","https://openalex.org/W1572919062","https://openalex.org/W1987643695","https://openalex.org/W2001824086","https://openalex.org/W2026683201","https://openalex.org/W2046888466","https://openalex.org/W2049131127","https://openalex.org/W2074942197","https://openalex.org/W2137769675","https://openalex.org/W2144292012","https://openalex.org/W2146466781","https://openalex.org/W2152356550","https://openalex.org/W2525901661","https://openalex.org/W6650885938"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W2907162295","https://openalex.org/W2003857655","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2543302838","https://openalex.org/W2911649771"],"abstract_inverted_index":{"Higher-order":[0],"Statistics":[1],"(HOS),":[2],"also":[3],"known":[4],"as":[5,16,48],"cumulants,":[6],"cross":[7,35,68],"moments":[8,36],"and":[9,25,29,52,81],"their":[10],"frequency":[11,105],"domain":[12],"counterparts":[13],"have":[14],"emerged":[15],"a":[17,38,103],"powerful":[18],"signal":[19],"processing":[20],"tool":[21],"for":[22,63],"the":[23,42,49,64],"synthesis":[24],"analysis":[26],"of":[27,33,44,66,106],"signals":[28],"systems.":[30],"The":[31,70,98],"computation":[32,65],"higher-order":[34,50],"is":[37,73],"necessary":[39],"step":[40],"towards":[41],"estimation":[43],"other":[45],"statistics":[46],"such":[47],"cumulants":[51],"Wigner":[53],"Spectra.":[54],"In":[55],"this":[56],"paper,":[57],"we":[58],"present":[59],"FPGA":[60,91,93],"based":[61],"design":[62,72,100],"third-order":[67],"moments.":[69],"proposed":[71,99],"coded":[74],"in":[75],"VHSIC":[76],"Hardware":[77],"Description":[78],"Language":[79],"(VHDL)":[80],"functionally":[82],"verified":[83],"by":[84],"synthesizing":[85],"it":[86],"on":[87],"Xilinx":[88],"Spartan-3":[89],"XC3S2000FG900-4":[90],"chip.":[92],"implementation":[94],"results":[95],"are":[96],"presented.":[97],"operates":[101],"at":[102],"maximum":[104],"86.618":[107],"MHz.":[108]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}