{"id":"https://openalex.org/W2021717314","doi":"https://doi.org/10.1109/issoc.2014.6972440","title":"A cycle-accurate Network-on-Chip simulator with support for abstract task graph modeling","display_name":"A cycle-accurate Network-on-Chip simulator with support for abstract task graph modeling","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2021717314","doi":"https://doi.org/10.1109/issoc.2014.6972440","mag":"2021717314"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2014.6972440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2014.6972440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043596492","display_name":"Jan Moritz Joseph","orcid":"https://orcid.org/0000-0001-8669-1225"},"institutions":[{"id":"https://openalex.org/I2799978770","display_name":"X-Fab (Germany)","ror":"https://ror.org/030bh9196","country_code":"DE","type":"company","lineage":["https://openalex.org/I2799978770"]},{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jan Moritz Joseph","raw_affiliation_strings":["Universität zu Lübeck, Institute of Computer Engineering, 23562, Germany","Universit\u00e4t zu L\u00fcbeck, Institute of Computer Engineering, 23562, Germany"],"affiliations":[{"raw_affiliation_string":"Universität zu Lübeck, Institute of Computer Engineering, 23562, Germany","institution_ids":["https://openalex.org/I2799978770"]},{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute of Computer Engineering, 23562, Germany","institution_ids":["https://openalex.org/I9341345"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080637249","display_name":"Thilo Pionteck","orcid":"https://orcid.org/0000-0001-6518-1226"},"institutions":[{"id":"https://openalex.org/I9341345","display_name":"University of L\u00fcbeck","ror":"https://ror.org/00t3r8h32","country_code":"DE","type":"education","lineage":["https://openalex.org/I9341345"]},{"id":"https://openalex.org/I2799978770","display_name":"X-Fab (Germany)","ror":"https://ror.org/030bh9196","country_code":"DE","type":"company","lineage":["https://openalex.org/I2799978770"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thilo Pionteck","raw_affiliation_strings":["Universität zu Lübeck, Institute of Computer Engineering, 23562, Germany","Universit\u00e4t zu L\u00fcbeck, Institute of Computer Engineering, 23562, Germany"],"affiliations":[{"raw_affiliation_string":"Universität zu Lübeck, Institute of Computer Engineering, 23562, Germany","institution_ids":["https://openalex.org/I2799978770"]},{"raw_affiliation_string":"Universit\u00e4t zu L\u00fcbeck, Institute of Computer Engineering, 23562, Germany","institution_ids":["https://openalex.org/I9341345"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043596492"],"corresponding_institution_ids":["https://openalex.org/I2799978770","https://openalex.org/I9341345"],"apc_list":null,"apc_paid":null,"fwci":1.724,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.86048263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8138639330863953},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7693101763725281},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6732059717178345},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5410522222518921},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.5126356482505798},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.46686840057373047},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4498976767063141},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.415982723236084},{"id":"https://openalex.org/keywords/network-simulation","display_name":"Network simulation","score":0.4103715717792511},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3607195019721985},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.35522931814193726},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28961002826690674},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.23311728239059448},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13309481739997864},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12923243641853333},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.11605754494667053}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8138639330863953},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7693101763725281},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6732059717178345},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5410522222518921},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.5126356482505798},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.46686840057373047},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4498976767063141},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.415982723236084},{"id":"https://openalex.org/C139940560","wikidata":"https://www.wikidata.org/wiki/Q290036","display_name":"Network simulation","level":2,"score":0.4103715717792511},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3607195019721985},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.35522931814193726},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28961002826690674},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.23311728239059448},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13309481739997864},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12923243641853333},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.11605754494667053},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2014.6972440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2014.6972440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W34673359","https://openalex.org/W1505822854","https://openalex.org/W1513692385","https://openalex.org/W1597755753","https://openalex.org/W1967870443","https://openalex.org/W2029488903","https://openalex.org/W2057504671","https://openalex.org/W2065594723","https://openalex.org/W2083594031","https://openalex.org/W2091158003","https://openalex.org/W2098156582","https://openalex.org/W2112525087","https://openalex.org/W2119058929","https://openalex.org/W2125028861","https://openalex.org/W2127044011","https://openalex.org/W2127335869","https://openalex.org/W2140321074","https://openalex.org/W2151174323","https://openalex.org/W2160642395","https://openalex.org/W4235509529","https://openalex.org/W6601377735","https://openalex.org/W6630752070","https://openalex.org/W6635964534","https://openalex.org/W6676474364","https://openalex.org/W6677626585"],"related_works":["https://openalex.org/W2023567178","https://openalex.org/W1971736586","https://openalex.org/W2349714539","https://openalex.org/W2390120755","https://openalex.org/W240266881","https://openalex.org/W2359198977","https://openalex.org/W2060421354","https://openalex.org/W2353501079","https://openalex.org/W2909756146","https://openalex.org/W2135981148"],"abstract_inverted_index":{"This":[0],"papers":[1],"presents":[2],"the":[3,27,39,60,75],"design":[4,11],"of":[5,14,29,51,77,108],"a":[6,109],"Network-on-Chip":[7],"(NoC)":[8],"simulator":[9,18,95],"for":[10],"space":[12],"exploration":[13],"router":[15,21,30,67,91],"architectures.":[16],"The":[17,93],"supports":[19],"cycle-accurate":[20,66],"models":[22,50],"and":[23,69,89,101],"in":[24,57,99],"addition":[25],"allows":[26],"simulation":[28,68,73],"architectures,":[31],"which":[32,81],"can":[33],"adjust":[34],"their":[35],"processing":[36],"according":[37],"to":[38,59],"traffic":[40,43,85],"type.":[41],"Realistic":[42],"patterns":[44,86],"are":[45,55],"derived":[46],"from":[47],"task":[48,71],"graph":[49,72],"real-world":[52],"applications":[53],"that":[54],"simulated":[56],"parallel":[58],"NoC":[61,79],"at":[62],"transaction":[63],"level.":[64],"Combining":[65],"abstract":[70],"circumvents":[74],"limitations":[76],"most":[78],"simulators,":[80],"either":[82],"use":[83],"synthetic":[84],"or":[87],"unrealistic":[88],"fixed":[90],"models.":[92],"proposed":[94],"architecture":[96],"is":[97,104],"presented":[98],"detail":[100],"its":[102],"suitability":[103],"shown":[105],"by":[106],"means":[107],"case":[110],"study.":[111]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}