{"id":"https://openalex.org/W1971781921","doi":"https://doi.org/10.1109/issoc.2014.6972435","title":"An implementation of Auto-Memoization mechanism on ARM-based superscalar processor","display_name":"An implementation of Auto-Memoization mechanism on ARM-based superscalar processor","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W1971781921","doi":"https://doi.org/10.1109/issoc.2014.6972435","mag":"1971781921"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2014.6972435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2014.6972435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112526887","display_name":"Yuuki Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I197274945","display_name":"Nagoya Institute of Technology","ror":"https://ror.org/055yf1005","country_code":"JP","type":"education","lineage":["https://openalex.org/I197274945"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuuki Shibata","raw_affiliation_strings":["Nagoya Institute of Technology, Nagoya, Japan","Nagoya Institute of Technology, Gokiso, Showa, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nagoya Institute of Technology, Nagoya, Japan","institution_ids":["https://openalex.org/I197274945"]},{"raw_affiliation_string":"Nagoya Institute of Technology, Gokiso, Showa, JAPAN","institution_ids":["https://openalex.org/I197274945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015852353","display_name":"Takanori Tsumura","orcid":null},"institutions":[{"id":"https://openalex.org/I197274945","display_name":"Nagoya Institute of Technology","ror":"https://ror.org/055yf1005","country_code":"JP","type":"education","lineage":["https://openalex.org/I197274945"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takanori Tsumura","raw_affiliation_strings":["Nagoya Institute of Technology, Nagoya, Japan","Nagoya Institute of Technology, Gokiso, Showa, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nagoya Institute of Technology, Nagoya, Japan","institution_ids":["https://openalex.org/I197274945"]},{"raw_affiliation_string":"Nagoya Institute of Technology, Gokiso, Showa, JAPAN","institution_ids":["https://openalex.org/I197274945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019701702","display_name":"Tomoaki Tsumura","orcid":"https://orcid.org/0000-0003-2004-5284"},"institutions":[{"id":"https://openalex.org/I197274945","display_name":"Nagoya Institute of Technology","ror":"https://ror.org/055yf1005","country_code":"JP","type":"education","lineage":["https://openalex.org/I197274945"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoaki Tsumura","raw_affiliation_strings":["Nagoya Institute of Technology, Nagoya, Japan","Nagoya Institute of Technology, Gokiso, Showa, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nagoya Institute of Technology, Nagoya, Japan","institution_ids":["https://openalex.org/I197274945"]},{"raw_affiliation_string":"Nagoya Institute of Technology, Gokiso, Showa, JAPAN","institution_ids":["https://openalex.org/I197274945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074853381","display_name":"Yasuhiko Nakashima","orcid":"https://orcid.org/0000-0002-9457-5061"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiko Nakashima","raw_affiliation_strings":["Nara Institute of Science and Technology, Nara, Japan","Nara Institute of Science and Technology, 8916-5, Takayama, Ikoma, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology, Nara, Japan","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Nara Institute of Science and Technology, 8916-5, Takayama, Ikoma, Japan","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9725000262260437,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9118000268936157,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memoization","display_name":"Memoization","score":0.9550807476043701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9057885408401489},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7068471312522888},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6571537256240845},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6382629871368408},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5266128778457642},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5177839994430542},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.4820214509963989},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4779938757419586},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4756338596343994},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4186035990715027},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.41174226999282837},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2131606936454773},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.09654650092124939},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07428112626075745}],"concepts":[{"id":"https://openalex.org/C79516417","wikidata":"https://www.wikidata.org/wiki/Q1376168","display_name":"Memoization","level":4,"score":0.9550807476043701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9057885408401489},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7068471312522888},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6571537256240845},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6382629871368408},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5266128778457642},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5177839994430542},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.4820214509963989},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4779938757419586},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4756338596343994},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4186035990715027},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.41174226999282837},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2131606936454773},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.09654650092124939},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07428112626075745},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C42560504","wikidata":"https://www.wikidata.org/wiki/Q15419395","display_name":"Top-down parsing","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2014.6972435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2014.6972435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Symposium on System-on-Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2120356735","display_name":"A Research on Fundamental Technology for High Performance Acceleration","funder_award_id":"24240005","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W81218711","https://openalex.org/W1906952654","https://openalex.org/W2043657505","https://openalex.org/W2054353678","https://openalex.org/W2095667776","https://openalex.org/W2100048941","https://openalex.org/W2162404549","https://openalex.org/W2739649174","https://openalex.org/W4236004295","https://openalex.org/W4248995387","https://openalex.org/W6603306891","https://openalex.org/W6684118510"],"related_works":["https://openalex.org/W1521960115","https://openalex.org/W2230270457","https://openalex.org/W613182605","https://openalex.org/W2533681803","https://openalex.org/W2463263055","https://openalex.org/W1788425660","https://openalex.org/W3081116756","https://openalex.org/W2112915496","https://openalex.org/W1971781921","https://openalex.org/W2611592534"],"abstract_inverted_index":{"We":[0],"have":[1,17],"proposed":[2],"a":[3,23,59,82,152],"processor":[4,27,33,50,70,122],"called":[5],"Auto-Memoization":[6,127,178,190,206],"Processor":[7,179],"which":[8,106],"is":[9,77,135],"based":[10],"on":[11,22,118],"computation":[12,53],"reuse.":[13],"Until":[14],"now,":[15],"we":[16,103,150,195],"implemented":[18],"the":[19,30,49,56,64,69,111,115,125,143,156,160,164,176,187,197,200,204],"auto-memoization":[20,116],"mechanism":[21,117,153],"single-issue":[24],"non-pipelined":[25],"SPARC":[26],"and":[28,37,43,98,123,159,199],"studied":[29],"processor.":[31,165],"The":[32,166],"dynamically":[34],"detects":[35],"functions":[36],"loop":[38],"iterations":[39],"as":[40,184,186],"reusable":[41],"blocks,":[42],"memoizes":[44],"them":[45],"automatically.":[46],"In":[47,192],"addition,":[48],"can":[51,180],"apply":[52],"reuse":[54,61,144,157],"to":[55],"blocks":[57],"with":[58,169],"little":[60],"overhead.":[62,145],"However,":[63],"fine":[65],"evaluation":[66,167,201],"result":[67,168,202],"of":[68,80,113,132,142,163,203],"may":[71],"not":[72],"guarantee":[73],"enough":[74],"practicality.":[75],"This":[76],"because":[78,141],"instead":[79],"such":[81,133],"simple":[83],"architecture,":[84],"superscalar":[85,121],"architectures":[86],"are":[87,139],"now":[88],"widely":[89],"used":[90],"for":[91,94,154],"generic":[92],"processors":[93],"PCs,":[95],"embedded":[96],"processors,":[97],"other":[99],"various":[100],"processors.":[101],"Hence,":[102],"examine":[104],"problems":[105,134],"will":[107],"be":[108],"caused":[109,140],"in":[110],"case":[112],"implementing":[114],"an":[119],"ARM-based":[120,126,177,205],"design":[124],"Processor.":[128,191,207],"For":[129],"example,":[130],"one":[131],"that":[136,175],"pipeline":[137,161],"stalls":[138],"To":[146],"solve":[147],"this":[148,193],"problem,":[149],"implement":[151],"overlapping":[155],"overhead":[158],"execution":[162],"SPEC":[170],"CPU95":[171],"benchmark":[172],"suite":[173],"shows":[174],"also":[181],"achieve":[182],"speed-up":[183],"well":[185],"previous":[188],"SPARC-based":[189],"paper,":[194],"describe":[196],"implementation":[198]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
