{"id":"https://openalex.org/W2076988060","doi":"https://doi.org/10.1109/issoc.2013.6675272","title":"FPGA-accelerated color edge detection using a Geometric-Algebra-to-Verilog compiler","display_name":"FPGA-accelerated color edge detection using a Geometric-Algebra-to-Verilog compiler","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2076988060","doi":"https://doi.org/10.1109/issoc.2013.6675272","mag":"2076988060"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2013.6675272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050993197","display_name":"Florian Stock","orcid":"https://orcid.org/0000-0001-9411-0267"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Stock","raw_affiliation_strings":["TU Darmstadt, Embedded Systems and Applications Group, Darmstadt, Germany","Embedded Syst. & Applic. Group, Tech. Univ. Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Darmstadt, Embedded Systems and Applications Group, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Embedded Syst. & Applic. Group, Tech. Univ. Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["TU Darmstadt, Embedded Systems and Applications Group, Darmstadt, Germany","Embedded Syst. & Applic. Group, Tech. Univ. Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Darmstadt, Embedded Systems and Applications Group, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Embedded Syst. & Applic. Group, Tech. Univ. Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049711176","display_name":"Dietmar Hildenbrand","orcid":"https://orcid.org/0000-0002-6384-4345"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dietmar Hildenbrand","raw_affiliation_strings":["TU Darmstadt, LOEWE Priority Program Cocoon, Darmstadt, Germany","LOEWE Priority Program Cocoon, Tech. Univ. Darmstadt, Darmstadt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Darmstadt, LOEWE Priority Program Cocoon, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"LOEWE Priority Program Cocoon, Tech. Univ. Darmstadt, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8953,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84288845,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12037","display_name":"Algebraic and Geometric Analysis","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2604","display_name":"Applied Mathematics"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12037","display_name":"Algebraic and Geometric Analysis","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2604","display_name":"Applied Mathematics"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11245","display_name":"Advanced Numerical Analysis Techniques","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11435","display_name":"Polynomial and algebraic computation","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7967101335525513},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.777103841304779},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7310789823532104},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6850330829620361},{"id":"https://openalex.org/keywords/quaternion","display_name":"Quaternion","score":0.6214442253112793},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5330119729042053},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49281004071235657},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.456236332654953},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4461781978607178},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.442878395318985},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23610764741897583},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22835960984230042},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17937102913856506},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16212064027786255}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7967101335525513},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.777103841304779},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7310789823532104},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6850330829620361},{"id":"https://openalex.org/C200127275","wikidata":"https://www.wikidata.org/wiki/Q173853","display_name":"Quaternion","level":2,"score":0.6214442253112793},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5330119729042053},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49281004071235657},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.456236332654953},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4461781978607178},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.442878395318985},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23610764741897583},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22835960984230042},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17937102913856506},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16212064027786255},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/issoc.2013.6675272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.639.3415","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.639.3415","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.gaalop.de/wp-content/uploads/gaalop_edgedetection_paper-1.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.697.6572","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.697.6572","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.esa.cs.tu-darmstadt.de/twiki/pub/Staff/FlorianStockPublications/gaalop_edgedetection_paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W122875470","https://openalex.org/W144102698","https://openalex.org/W151432281","https://openalex.org/W299251607","https://openalex.org/W1568842956","https://openalex.org/W1600874933","https://openalex.org/W1979675532","https://openalex.org/W1990298568","https://openalex.org/W2022083787","https://openalex.org/W2022718409","https://openalex.org/W2050174852","https://openalex.org/W2075042087","https://openalex.org/W2083179787","https://openalex.org/W2097265665","https://openalex.org/W2104980312","https://openalex.org/W2126842969","https://openalex.org/W2141965751","https://openalex.org/W2142630982","https://openalex.org/W2169736898","https://openalex.org/W2293374899","https://openalex.org/W2323433001","https://openalex.org/W2394839337","https://openalex.org/W2922440281","https://openalex.org/W3152068386","https://openalex.org/W4230858787","https://openalex.org/W4285719527","https://openalex.org/W4298419852","https://openalex.org/W6605826999","https://openalex.org/W6674708768","https://openalex.org/W6701075477","https://openalex.org/W6712121558","https://openalex.org/W6761262973"],"related_works":["https://openalex.org/W3127350447","https://openalex.org/W3108700312","https://openalex.org/W4225472102","https://openalex.org/W2382948573","https://openalex.org/W2887325221","https://openalex.org/W2084651007","https://openalex.org/W2184550115","https://openalex.org/W2117342402","https://openalex.org/W2128735135","https://openalex.org/W1663661117"],"abstract_inverted_index":{"Geometric":[0],"Algebra":[1],"(GA)":[2],"is":[3,47],"a":[4,60,75,80,102],"branch":[5],"of":[6,15,18,29,43,74,96],"mathematics":[7],"that":[8,22],"generalizes":[9],"complex":[10,34],"numbers":[11],"and":[12,27],"quaternions.":[13],"One":[14],"the":[16,19,40,71],"advantages":[17],"framework":[20],"is,":[21],"it":[23,52,59],"allows":[24],"intuitive":[25],"description":[26],"manipulation":[28],"geometric":[30],"objects.":[31],"While":[32],"even":[33,99],"operations":[35],"can":[36,93],"be":[37],"described":[38],"concisely,":[39],"actual":[41],"evaluation":[42],"these":[44],"GA":[45,81,86,104],"expressions":[46],"extremely":[48],"compute":[49],"intensive.":[50],"However,":[51],"has":[53],"significant":[54],"fine-grained":[55],"parallelism,":[56],"which":[57],"makes":[58],"profitable":[61],"target":[62],"for":[63],"hardware":[64],"implementation.":[65],"In":[66],"this":[67],"paper,":[68],"we":[69,92],"present":[70],"automatic":[72],"acceleration":[73],"color":[76],"edge-detection":[77],"algorithm":[78],"from":[79],"description.":[82],"Using":[83],"our":[84],"Gaalop":[85],"compiler":[87],"with":[88],"its":[89],"Verilog":[90],"back-end,":[91],"show":[94],"speed-ups":[95],"over":[97],"1000x":[98],"compared":[100],"to":[101],"recent":[103],"processor":[105],"ASIC.":[106]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}