{"id":"https://openalex.org/W2008084232","doi":"https://doi.org/10.1109/issoc.2013.6675270","title":"ViSA: A highly efficient slot architecture enabling multi-objective ASIP cores","display_name":"ViSA: A highly efficient slot architecture enabling multi-objective ASIP cores","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2008084232","doi":"https://doi.org/10.1109/issoc.2013.6675270","mag":"2008084232"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2013.6675270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032822792","display_name":"Peter Figuli","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]},{"id":"https://openalex.org/I143379178","display_name":"FZI Research Center for Information Technology","ror":"https://ror.org/04kdh6x72","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I143379178"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Peter Figuli","raw_affiliation_strings":["Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe, Germany","institution_ids":["https://openalex.org/I143379178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036120083","display_name":"Carsten Tradowsky","orcid":null},"institutions":[{"id":"https://openalex.org/I143379178","display_name":"FZI Research Center for Information Technology","ror":"https://ror.org/04kdh6x72","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I143379178"]},{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Carsten Tradowsky","raw_affiliation_strings":["Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe, Germany","institution_ids":["https://openalex.org/I143379178"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070680349","display_name":"Nadine Gaertner","orcid":"https://orcid.org/0000-0003-2682-1678"},"institutions":[{"id":"https://openalex.org/I143379178","display_name":"FZI Research Center for Information Technology","ror":"https://ror.org/04kdh6x72","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I143379178"]},{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nadine Gaertner","raw_affiliation_strings":["Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe, Germany","institution_ids":["https://openalex.org/I143379178"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I143379178","display_name":"FZI Research Center for Information Technology","ror":"https://ror.org/04kdh6x72","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I143379178"]},{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Becker","raw_affiliation_strings":["Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technologies (ITIV), Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe, Germany","institution_ids":["https://openalex.org/I143379178"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032822792"],"corresponding_institution_ids":["https://openalex.org/I102335020","https://openalex.org/I143379178"],"apc_list":null,"apc_paid":null,"fwci":0.28078516,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60757781,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8117256164550781},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7484614849090576},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6184843182563782},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5707070827484131},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.563012421131134},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5613183975219727},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5399489402770996},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.515663743019104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5120576024055481},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4480370879173279},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.43582555651664734},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.41625869274139404},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1093844473361969},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.1059388816356659}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8117256164550781},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7484614849090576},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6184843182563782},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5707070827484131},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.563012421131134},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5613183975219727},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5399489402770996},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.515663743019104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5120576024055481},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4480370879173279},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.43582555651664734},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.41625869274139404},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1093844473361969},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.1059388816356659},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2013.6675270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W568798901","https://openalex.org/W1716676420","https://openalex.org/W2014977632","https://openalex.org/W2025736307","https://openalex.org/W2051819872","https://openalex.org/W2082477531","https://openalex.org/W2084014397","https://openalex.org/W2107450441","https://openalex.org/W2127294217","https://openalex.org/W2293877842","https://openalex.org/W3142290142","https://openalex.org/W6656985043","https://openalex.org/W6676027986","https://openalex.org/W6791956034"],"related_works":["https://openalex.org/W1897551170","https://openalex.org/W4237406352","https://openalex.org/W2000139719","https://openalex.org/W4321442002","https://openalex.org/W2164795702","https://openalex.org/W1534779213","https://openalex.org/W2171145238","https://openalex.org/W2051693290","https://openalex.org/W2993910401","https://openalex.org/W2091330445"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGA)":[4],"are":[5,22,57,80],"widely":[6],"used":[7],"to":[8,26,51,65,188],"accelerate":[9],"parallel":[10,109],"applications":[11,20,41,128,141],"by":[12],"specialized":[13],"hardware.":[14,60],"Especially":[15],"for":[16,76,86,124,148,175],"data":[17,30],"flow":[18],"intensive":[19],"FPGAs":[21],"very":[23,66],"well":[24,153],"suited":[25],"design":[27,52,77,173],"application":[28],"specific":[29],"paths":[31],"with":[32],"a":[33,95],"certain":[34],"degree":[35],"of":[36,40,108,116,137,171,196],"parallelism.":[37],"Since":[38],"most":[39,47],"also":[42],"need":[43],"control":[44],"flow,":[45],"the":[46,73,106,112,122,130,159,169,197],"common":[48],"method":[49],"is":[50,146],"complex":[53],"state":[54,195],"machines":[55],"that":[56,79,143,166],"realized":[58],"in":[59],"However,":[61],"this":[62,91],"often":[63],"leads":[64],"high":[67,155],"and":[68,111,126,191],"inefficient":[69],"resource":[70],"utilization":[71,115],"on":[72,129],"target":[74,177],"architecture":[75],"parts":[78],"not":[81],"performance":[82,107,156],"critical":[83],"nor":[84],"relevant":[85],"more":[87],"efficient":[88,104,131],"realizations.":[89],"In":[90],"paper,":[92],"we":[93,120,163],"propose":[94],"generic":[96],"VLIW-inspired":[97],"Slot":[98],"Architecture":[99],"(ViSA),":[100],"which":[101],"combines":[102],"two":[103,138],"objectives,":[105],"hardware":[110],"low":[113,150,184],"area":[114],"custom":[117],"processors.":[118],"Furthermore,":[119],"introduce":[121],"methodology":[123],"mapping":[125],"debugging":[127],"ViSA":[132,167,179],"architecture.We":[133],"present":[134],"experimental":[135],"results":[136],"corner":[139],"case":[140],"showing":[142],"our":[144],"approach":[145],"suitable":[147],"ultra":[149],"power":[151,190],"as":[152,154],"computing.":[157],"Using":[158],"presented":[160],"co-design":[161],"methodology,":[162],"will":[164],"conclude":[165],"enables":[168],"realization":[170],"multi-objective":[172],"spaces":[174],"various":[176],"domains.":[178],"has":[180],"extreme":[181],"throughput":[182],"at":[183],"operating":[185],"frequencies":[186],"leading":[187],"significant":[189],"energy":[192],"savings":[193],"over":[194],"art":[198],"architectures.":[199]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}