{"id":"https://openalex.org/W1966686896","doi":"https://doi.org/10.1109/issoc.2013.6675269","title":"A novel SAD architecture for variable block size motion estimation in HEVC video coding","display_name":"A novel SAD architecture for variable block size motion estimation in HEVC video coding","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1966686896","doi":"https://doi.org/10.1109/issoc.2013.6675269","mag":"1966686896"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2013.6675269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023132500","display_name":"N. Purnachand","orcid":"https://orcid.org/0000-0002-3035-3259"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Purnachand Nalluri","raw_affiliation_strings":["Institudo de Telecomunica\u00e7\u00f5es, Aveiro, Portugal","Polo Aveiro, Institudo de Telecomun., Univ. de Santiago, Aveiro, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institudo de Telecomunica\u00e7\u00f5es, Aveiro, Portugal","institution_ids":["https://openalex.org/I4210120471"]},{"raw_affiliation_string":"Polo Aveiro, Institudo de Telecomun., Univ. de Santiago, Aveiro, Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084947502","display_name":"Lu\u00eds Nero Alves","orcid":"https://orcid.org/0000-0002-8071-9546"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Luis Nero Alves","raw_affiliation_strings":["Institudo de Telecomunica\u00e7\u00f5es, Aveiro, Portugal","Polo Aveiro, Institudo de Telecomun., Univ. de Santiago, Aveiro, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institudo de Telecomunica\u00e7\u00f5es, Aveiro, Portugal","institution_ids":["https://openalex.org/I4210120471"]},{"raw_affiliation_string":"Polo Aveiro, Institudo de Telecomun., Univ. de Santiago, Aveiro, Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088618768","display_name":"Ant\u00f3nio Navarro","orcid":"https://orcid.org/0000-0002-8692-943X"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Antonio Navarro","raw_affiliation_strings":["Institudo de Telecomunica\u00e7\u00f5es, Aveiro, Portugal","Polo Aveiro, Institudo de Telecomun., Univ. de Santiago, Aveiro, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institudo de Telecomunica\u00e7\u00f5es, Aveiro, Portugal","institution_ids":["https://openalex.org/I4210120471"]},{"raw_affiliation_string":"Polo Aveiro, Institudo de Telecomun., Univ. de Santiago, Aveiro, Portugal","institution_ids":["https://openalex.org/I4210120471"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210120471"],"apc_list":null,"apc_paid":null,"fwci":3.0526,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.92897603,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.800734281539917},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7996781468391418},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.7691185474395752},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6421079635620117},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.6315516829490662},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.5963121652603149},{"id":"https://openalex.org/keywords/quarter-pixel-motion","display_name":"Quarter-pixel motion","score":0.5763331055641174},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5244767069816589},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4664200246334076},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4161055386066437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3783000707626343},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3426080644130707},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3221108317375183},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0985964834690094},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.08675339818000793}],"concepts":[{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.800734281539917},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7996781468391418},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.7691185474395752},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6421079635620117},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6315516829490662},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.5963121652603149},{"id":"https://openalex.org/C174493125","wikidata":"https://www.wikidata.org/wiki/Q1073461","display_name":"Quarter-pixel motion","level":3,"score":0.5763331055641174},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5244767069816589},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4664200246334076},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4161055386066437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3783000707626343},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3426080644130707},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3221108317375183},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0985964834690094},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.08675339818000793},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/issoc.2013.6675269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:ria.ua.pt:10773/11850","is_oa":false,"landing_page_url":"http://hdl.handle.net/10773/11850","pdf_url":null,"source":{"id":"https://openalex.org/S4306402433","display_name":"Portuguese National Funding Agency for Science, Research and Technology (RCAAP Project by FCT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference object"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1499753102","https://openalex.org/W1964949579","https://openalex.org/W2113724275","https://openalex.org/W2135702476","https://openalex.org/W2146395539","https://openalex.org/W2155569352","https://openalex.org/W6629704140"],"related_works":["https://openalex.org/W2364622490","https://openalex.org/W2049273678","https://openalex.org/W2168622369","https://openalex.org/W2142439098","https://openalex.org/W2157391823","https://openalex.org/W2030267314","https://openalex.org/W2223442884","https://openalex.org/W2227202045","https://openalex.org/W1991150677","https://openalex.org/W2149862911"],"abstract_inverted_index":{"Motion":[0],"estimation":[1,37],"(ME)":[2],"is":[3,90],"one":[4],"of":[5,18,25,56,59,62,79,85],"the":[6,54,65,68,118],"critical":[7],"and":[8,23,40,67,94,107,133],"most":[9],"time":[10,48],"consuming":[11],"tasks":[12],"in":[13,30,105,124],"video":[14,87],"coding.":[15],"The":[16,50,71,100],"increase":[17],"block":[19,34],"size":[20,35],"to":[21,92],"64x64":[22],"introduction":[24],"asymmetric":[26],"motion":[27,36],"partitioning":[28],"(AMP)":[29],"HEVC":[31,86],"makes":[32],"variable":[33],"more":[38],"complex":[39],"therefore":[41],"requires":[42],"specific":[43],"hardware":[44],"architecture":[45,82,102,120],"for":[46,83],"real":[47],"implementation.":[49],"ME":[51,84],"process":[52],"includes":[53],"calculation":[55],"SAD":[57,77,112],"(Sum":[58,78],"Absolute":[60,80],"Difference)":[61,81],"two":[63],"blocks,":[64],"current":[66],"reference":[69],"blocks.":[70],"present":[72],"paper":[73],"proposes":[74],"low":[75],"complexity":[76],"encoder,":[88],"which":[89],"able":[91],"exploit":[93],"optimize":[95],"parallelism":[96],"at":[97],"various":[98],"levels.":[99],"proposed":[101,119],"was":[103],"implemented":[104],"FPGA,":[106],"compared":[108,127],"with":[109,128],"other":[110,134],"non-parallel":[111,131],"architectures.":[113],"Synthesis":[114],"results":[115,129],"show":[116],"that":[117],"takes":[121],"fewer":[122],"resources":[123],"FPGA":[125],"when":[126],"from":[130],"architectures":[132],"contributions.":[135]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}