{"id":"https://openalex.org/W2047150150","doi":"https://doi.org/10.1109/issoc.2013.6675256","title":"Efficient distributed memory management in a multi-core H.264 decoder on FPGA","display_name":"Efficient distributed memory management in a multi-core H.264 decoder on FPGA","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2047150150","doi":"https://doi.org/10.1109/issoc.2013.6675256","mag":"2047150150"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2013.6675256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100626091","display_name":"Jiajie Zhang","orcid":"https://orcid.org/0009-0009-8603-6808"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiajie Zhang","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024240334","display_name":"Yu Zheng","orcid":"https://orcid.org/0000-0001-9046-5511"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zheng Yu","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017560036","display_name":"Zhiyi Yu","orcid":"https://orcid.org/0000-0002-8802-0457"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["State Key Lab of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100459334","display_name":"Kexin Zhang","orcid":"https://orcid.org/0000-0002-1046-9182"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kexin Zhang","raw_affiliation_strings":["Memcom. Soc Microelectronics co. ltd, Wuxi, China","Memcom.Soc Microelectron. Co. Ltd., Wuxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memcom. Soc Microelectronics co. ltd, Wuxi, China","institution_ids":[]},{"raw_affiliation_string":"Memcom.Soc Microelectron. Co. Ltd., Wuxi, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072973899","display_name":"Zhonghai Lu","orcid":"https://orcid.org/0000-0003-0061-3475"},"institutions":[{"id":"https://openalex.org/I4210160701","display_name":"Kista Photonics Research Center","ror":"https://ror.org/05j59av97","country_code":"SE","type":"facility","lineage":["https://openalex.org/I4210160701"]},{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Zhonghai Lu","raw_affiliation_strings":["KTH-Royal Institute of Technology, Kista, Sweden","KTH-R. Inst. of Technol., Kista, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KTH-Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"KTH-R. Inst. of Technol., Kista, Sweden","institution_ids":["https://openalex.org/I4210160701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032163732","display_name":"Axel Jantsch","orcid":"https://orcid.org/0000-0003-2251-0004"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Axel Jantsch","raw_affiliation_strings":["KTH-Royal Institute of Technology, Kista, Sweden","Memcom.Soc Microelectron. Co. Ltd., Wuxi, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"KTH-Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]},{"raw_affiliation_string":"Memcom.Soc Microelectron. Co. Ltd., Wuxi, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8024923801422119},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7614692449569702},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.6262679100036621},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5626658201217651},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5603856444358826},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4899067282676697},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.47025811672210693},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45986247062683105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4494006633758545},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4466686546802521},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44397518038749695},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4423438310623169},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4395880699157715},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4394492208957672},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4291515648365021},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32507848739624023},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.21945658326148987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08342355489730835}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8024923801422119},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7614692449569702},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.6262679100036621},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5626658201217651},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5603856444358826},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4899067282676697},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.47025811672210693},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45986247062683105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4494006633758545},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4466686546802521},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44397518038749695},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4423438310623169},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4395880699157715},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4394492208957672},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4291515648365021},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32507848739624023},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.21945658326148987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08342355489730835},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/issoc.2013.6675256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2013.6675256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.416.9313","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.416.9313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.it.kth.se/~axel/papers/2013/JiajieZhang-SOCTampere.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1955372300","https://openalex.org/W2001614121","https://openalex.org/W2008452002","https://openalex.org/W2094718814","https://openalex.org/W2103879010","https://openalex.org/W2146691588","https://openalex.org/W2157447097","https://openalex.org/W2162468323","https://openalex.org/W2169370580","https://openalex.org/W2549514379","https://openalex.org/W4252986341","https://openalex.org/W6650730872","https://openalex.org/W6675552193","https://openalex.org/W6681652827"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W2339366892","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2784603783","https://openalex.org/W2383122297","https://openalex.org/W2353146130","https://openalex.org/W2353073543","https://openalex.org/W2083853670","https://openalex.org/W2062678331"],"abstract_inverted_index":{"Memory":[0,15],"management":[1],"is":[2,17,30,46],"a":[3,19,25],"challenging":[4],"issue":[5],"of":[6,79,88],"multi-core":[7,28],"architecture.":[8],"With":[9],"growing":[10],"core":[11],"numbers,":[12],"Distributed":[13],"Shared":[14],"(DSM)":[16],"becoming":[18],"general":[20],"trend.":[21],"In":[22],"this":[23],"paper,":[24],"DSM":[26,81],"based":[27],"architecture":[29,82],"explored":[31],"and":[32,42],"evaluated":[33],"via":[34],"an":[35,58],"H.264":[36],"decoder":[37],"application.":[38],"The":[39],"memory":[40,66],"access":[41],"communication":[43],"over":[44],"Network-on-Chips":[45],"managed":[47],"by":[48,70],"the":[49,77,86],"Data":[50],"Management":[51],"Engine":[52],"(DME).":[53],"Experimental":[54],"results":[55],"realized":[56],"on":[57],"Altera":[59],"Stratix":[60],"VI":[61],"show":[62],"that":[63],"9-node":[64],"distributed":[65],"system":[67],"increases":[68],"performance":[69,78],"1.5x":[71],"compared":[72],"to":[73],"centralized":[74],"memory.":[75],"Moreover,":[76],"proposed":[80],"grows":[83],"linearly":[84],"with":[85],"number":[87],"cores":[89],"deployed.":[90]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}