{"id":"https://openalex.org/W2082010973","doi":"https://doi.org/10.1109/issoc.2012.6376369","title":"Enhancing Cache Coherent Architectures with access patterns for embedded manycore systems","display_name":"Enhancing Cache Coherent Architectures with access patterns for embedded manycore systems","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2082010973","doi":"https://doi.org/10.1109/issoc.2012.6376369","mag":"2082010973"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2012.6376369","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2012.6376369","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062623298","display_name":"Jussara Marandola","orcid":"https://orcid.org/0000-0002-5107-4726"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jussara Marandola","raw_affiliation_strings":["School of Computational Science and Engineering, Georgia Institute of Technology, USA","Georgia Institute of Technology, School of Computational Science and Engineering, USA"],"affiliations":[{"raw_affiliation_string":"School of Computational Science and Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology, School of Computational Science and Engineering, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047248501","display_name":"St\u00e9phane Louise","orcid":"https://orcid.org/0000-0003-4604-6453"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210128565","display_name":"CEA Paris-Saclay","ror":"https://ror.org/03n15ch10","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210128565"]},{"id":"https://openalex.org/I4210085861","display_name":"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies","ror":"https://ror.org/000dbcc61","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210085861","https://openalex.org/I4210117989"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Stephane Louise","raw_affiliation_strings":["LIST, Nano-INNOV, CEA, CEA Saclay, Gif-sur-Yvette, France","CEA, LIST, CEA Saclay Nano-INNOV, Bat 862, PC 172, Gif-sur-Yvette, 91190 France"],"affiliations":[{"raw_affiliation_string":"LIST, Nano-INNOV, CEA, CEA Saclay, Gif-sur-Yvette, France","institution_ids":["https://openalex.org/I4210128565","https://openalex.org/I2738703131","https://openalex.org/I4210085861"]},{"raw_affiliation_string":"CEA, LIST, CEA Saclay Nano-INNOV, Bat 862, PC 172, Gif-sur-Yvette, 91190 France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861","https://openalex.org/I4210128565"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021207420","display_name":"Lo\u00efc Cudennec","orcid":"https://orcid.org/0000-0002-6476-4574"},"institutions":[{"id":"https://openalex.org/I4210085861","display_name":"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies","ror":"https://ror.org/000dbcc61","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210085861","https://openalex.org/I4210117989"]},{"id":"https://openalex.org/I4210128565","display_name":"CEA Paris-Saclay","ror":"https://ror.org/03n15ch10","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210128565"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Loic Cudennec","raw_affiliation_strings":["LIST, Nano-INNOV, CEA, CEA Saclay, Gif-sur-Yvette, France","CEA, LIST, CEA Saclay Nano-INNOV, Bat 862, PC 172, Gif-sur-Yvette, 91190 France"],"affiliations":[{"raw_affiliation_string":"LIST, Nano-INNOV, CEA, CEA Saclay, Gif-sur-Yvette, France","institution_ids":["https://openalex.org/I4210128565","https://openalex.org/I2738703131","https://openalex.org/I4210085861"]},{"raw_affiliation_string":"CEA, LIST, CEA Saclay Nano-INNOV, Bat 862, PC 172, Gif-sur-Yvette, 91190 France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861","https://openalex.org/I4210128565"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030285280","display_name":"Jean-Thomas Acquaviva","orcid":"https://orcid.org/0009-0006-9421-8490"},"institutions":[{"id":"https://openalex.org/I4210128565","display_name":"CEA Paris-Saclay","ror":"https://ror.org/03n15ch10","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210128565"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210085861","display_name":"Laboratoire d'Int\u00e9gration des Syst\u00e8mes et des Technologies","ror":"https://ror.org/000dbcc61","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I277688954","https://openalex.org/I4210085861","https://openalex.org/I4210117989"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Thomas Acquaviva","raw_affiliation_strings":["LIST, Nano-INNOV, CEA, CEA Saclay, Gif-sur-Yvette, France","CEA, LIST, CEA Saclay Nano-INNOV, Bat 862, PC 172, Gif-sur-Yvette, 91190 France"],"affiliations":[{"raw_affiliation_string":"LIST, Nano-INNOV, CEA, CEA Saclay, Gif-sur-Yvette, France","institution_ids":["https://openalex.org/I4210128565","https://openalex.org/I2738703131","https://openalex.org/I4210085861"]},{"raw_affiliation_string":"CEA, LIST, CEA Saclay Nano-INNOV, Bat 862, PC 172, Gif-sur-Yvette, 91190 France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I4210085861","https://openalex.org/I4210128565"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076610730","display_name":"David A. Bader","orcid":"https://orcid.org/0000-0002-7380-5876"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David A. Bader","raw_affiliation_strings":["School of Computational Science and Engineering, Georgia Institute of Technology, USA","Georgia Institute of Technology, School of Computational Science and Engineering, USA"],"affiliations":[{"raw_affiliation_string":"School of Computational Science and Engineering, Georgia Institute of Technology, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology, School of Computational Science and Engineering, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5062623298"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.07631618,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79128923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8636265993118286},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5907660722732544},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5677961707115173},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5256965160369873},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5152771472930908},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4800114035606384},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.47428303956985474},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4741988778114319},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.46423497796058655},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4596203863620758},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3631954789161682},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.33350515365600586},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.29527121782302856},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.289234459400177},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.2743367552757263}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8636265993118286},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5907660722732544},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5677961707115173},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5256965160369873},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5152771472930908},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4800114035606384},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.47428303956985474},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4741988778114319},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.46423497796058655},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4596203863620758},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3631954789161682},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.33350515365600586},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.29527121782302856},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.289234459400177},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.2743367552757263},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2012.6376369","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2012.6376369","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W72701029","https://openalex.org/W1512864760","https://openalex.org/W1600950776","https://openalex.org/W2044902313","https://openalex.org/W2086010014","https://openalex.org/W2087421755","https://openalex.org/W2130611655","https://openalex.org/W2158630919","https://openalex.org/W2168923722","https://openalex.org/W2204517246","https://openalex.org/W4214519867","https://openalex.org/W4236792074","https://openalex.org/W4252943218","https://openalex.org/W6603043066"],"related_works":["https://openalex.org/W2121079948","https://openalex.org/W2148887883","https://openalex.org/W2407815036","https://openalex.org/W2091637093","https://openalex.org/W2326675668","https://openalex.org/W2008090428","https://openalex.org/W2188202186","https://openalex.org/W2105141138","https://openalex.org/W2898648320","https://openalex.org/W2775238449"],"abstract_inverted_index":{"One":[0],"of":[1,62,111,147,155,172,178],"the":[2,109,145,148,152,161],"key":[3],"challenges":[4],"in":[5,46,75],"advanced":[6],"micro-architecture":[7],"is":[8,49],"to":[9,32,70,90,99,118,132],"provide":[10,168],"high":[11,43],"performance":[12,44],"hardware-components":[13],"that":[14,28,95,126],"work":[15],"as":[16],"application":[17],"accelerators.":[18],"In":[19,82,113],"this":[20,114,120],"paper,":[21,115],"we":[22,116],"present":[23],"a":[24,36,91,128,156,169,179],"Cache":[25],"Coherent":[26],"Architecture":[27],"optimizes":[29],"memory":[30,76,79,85],"accesses":[31],"patterns":[33,87,138],"using":[34,175],"both":[35],"hardware":[37,93,158],"component":[38,121,159],"and":[39,55,72,107,122,160],"specialized":[40,157],"instructions.":[41],"The":[42,141],"hardware-component":[45],"our":[47,83,173],"context":[48],"aimed":[50],"at":[51,65],"CMP":[52],"(Chip":[53],"Multi-Processing)":[54],"MPSoC":[56],"(Multiprocessor":[57],"System-on-Chip).":[58],"A":[59],"large":[60],"number":[61,110],"applications":[63],"targeted":[64],"embedded":[66],"systems":[67],"are":[68,88,139,144],"known":[69],"read":[71],"write":[73],"data":[74,106],"following":[77],"regular":[78],"access":[80,86,137],"patterns.":[81],"approach,":[84],"fed":[89],"specific":[92],"accelerator":[94],"can":[96],"be":[97],"used":[98],"optimize":[100],"cache":[101,129],"consistency":[102],"mechanisms":[103],"by":[104],"prefetching":[105],"reducing":[108],"transactions.":[112],"propose":[117],"analyze":[119],"its":[123],"associated":[124,162],"protocol":[125],"enhance":[127],"coherent":[130],"system":[131,149],"perform":[133],"speculative":[134],"requests":[135],"when":[136],"detected.":[140],"main":[142],"contributions":[143],"description":[146],"architecture":[150],"providing":[151],"high-level":[153],"overview":[154],"transaction":[163],"message":[164],"model.":[165],"We":[166],"also":[167],"first":[170],"evaluation":[171],"proposal,":[174],"code":[176],"instrumentation":[177],"parallel":[180],"application.":[181]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}