{"id":"https://openalex.org/W2088039674","doi":"https://doi.org/10.1109/issoc.2011.6089686","title":"Bringing Network-on-Chip links to 45nm","display_name":"Bringing Network-on-Chip links to 45nm","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2088039674","doi":"https://doi.org/10.1109/issoc.2011.6089686","mag":"2088039674"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2011.6089686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2011.6089686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069352231","display_name":"Marco Ferraresi","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Ferraresi","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064819880","display_name":"Giuseppina Gobbo","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppina Gobbo","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010239929","display_name":"Daniele Ludovici","orcid":null},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniele Ludovici","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bertozzi","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy","ENDIF, University of Ferrara, 44100, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]},{"raw_affiliation_string":"ENDIF, University of Ferrara, 44100, Italy","institution_ids":["https://openalex.org/I201324441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201324441"],"apc_list":null,"apc_paid":null,"fwci":1.1441,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76085702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"122","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7968611717224121},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7216650247573853},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6639168858528137},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6459002494812012},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6393990516662598},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5720285773277283},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49232232570648193},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4837746322154999},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4534376859664917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4245010018348694},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20269399881362915},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1350545883178711},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06866225600242615}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7968611717224121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7216650247573853},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6639168858528137},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6459002494812012},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6393990516662598},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5720285773277283},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49232232570648193},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4837746322154999},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4534376859664917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4245010018348694},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20269399881362915},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1350545883178711},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06866225600242615},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/issoc.2011.6089686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2011.6089686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unife.it:11392/1552010","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1552010","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320338370","display_name":"FP7 Information and Communication Technologies","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1600358781","https://openalex.org/W1967854183","https://openalex.org/W1985722570","https://openalex.org/W1989648964","https://openalex.org/W2039899166","https://openalex.org/W2044609477","https://openalex.org/W2071979687","https://openalex.org/W2085581890","https://openalex.org/W2090190382","https://openalex.org/W2097327903","https://openalex.org/W2097526521","https://openalex.org/W2106910123","https://openalex.org/W2113546900","https://openalex.org/W2127545620","https://openalex.org/W2141696932","https://openalex.org/W2145124910","https://openalex.org/W2150580095","https://openalex.org/W2150585795","https://openalex.org/W2154597424","https://openalex.org/W2160676237","https://openalex.org/W3147018723","https://openalex.org/W3148628229","https://openalex.org/W4211026048","https://openalex.org/W4246391564","https://openalex.org/W4309981097","https://openalex.org/W6642101651","https://openalex.org/W6672914471","https://openalex.org/W7073707567"],"related_works":["https://openalex.org/W2151851440","https://openalex.org/W2078100540","https://openalex.org/W3148881121","https://openalex.org/W2983230882","https://openalex.org/W122453572","https://openalex.org/W1973645408","https://openalex.org/W4236118171","https://openalex.org/W2038155649","https://openalex.org/W2351011383","https://openalex.org/W2146879484"],"abstract_inverted_index":{"The":[0],"literature":[1],"lacks":[2],"of":[3,7],"a":[4,47,50],"comprehensive":[5],"overview":[6],"achievable":[8],"NoC":[9,24],"link":[10,19,39],"performance":[11,40],"when":[12],"key":[13],"parameters":[14],"are":[15],"swept":[16],"in":[17,22],"the":[18,23,34,44,57,66],"microarchitecture":[20],"and":[21],"floorplan.":[25],"This":[26],"paper":[27],"bridges":[28],"this":[29],"basic":[30],"gap":[31],"while":[32],"at":[33],"same":[35],"time":[36],"capturing":[37],"how":[38],"is":[41],"affected":[42],"by":[43],"migration":[45],"from":[46],"65nm":[48],"to":[49,62],"45nm":[51],"technology":[52,67],"node.":[53],"Finally,":[54],"it":[55],"identifies":[56],"requirements":[58],"on":[59],"EDA":[60],"tools":[61],"keep":[63],"up":[64],"with":[65],"scaling.":[68]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}