{"id":"https://openalex.org/W2062660197","doi":"https://doi.org/10.1109/issoc.2011.6089227","title":"Static analysis method for deadlock detection in SystemC designs","display_name":"Static analysis method for deadlock detection in SystemC designs","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2062660197","doi":"https://doi.org/10.1109/issoc.2011.6089227","mag":"2062660197"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2011.6089227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2011.6089227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048524054","display_name":"Mikhail Moiseev","orcid":null},"institutions":[{"id":"https://openalex.org/I212220629","display_name":"Peter the Great St. Petersburg Polytechnic University","ror":"https://ror.org/02x91aj62","country_code":"RU","type":"education","lineage":["https://openalex.org/I212220629"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"Mikhail Moiseev","raw_affiliation_strings":["Saint-Petersburg State Polytechnical University, Saint-Petersburg, Russia","[Saint Petersburg State Polytechnical University, Russia]"],"affiliations":[{"raw_affiliation_string":"Saint-Petersburg State Polytechnical University, Saint-Petersburg, Russia","institution_ids":["https://openalex.org/I212220629"]},{"raw_affiliation_string":"[Saint Petersburg State Polytechnical University, Russia]","institution_ids":["https://openalex.org/I212220629"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080525121","display_name":"Alexey Zakharov","orcid":"https://orcid.org/0000-0003-2466-1711"},"institutions":[{"id":"https://openalex.org/I212220629","display_name":"Peter the Great St. Petersburg Polytechnic University","ror":"https://ror.org/02x91aj62","country_code":"RU","type":"education","lineage":["https://openalex.org/I212220629"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Alexey Zakharov","raw_affiliation_strings":["Saint-Petersburg State Polytechnical University, Saint-Petersburg, Russia","[Saint Petersburg State Polytechnical University, Russia]"],"affiliations":[{"raw_affiliation_string":"Saint-Petersburg State Polytechnical University, Saint-Petersburg, Russia","institution_ids":["https://openalex.org/I212220629"]},{"raw_affiliation_string":"[Saint Petersburg State Polytechnical University, Russia]","institution_ids":["https://openalex.org/I212220629"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067869932","display_name":"Ilya Klotchkov","orcid":null},"institutions":[{"id":"https://openalex.org/I131781684","display_name":"Intel (Ireland)","ror":"https://ror.org/02r5scg33","country_code":"IE","type":"company","lineage":["https://openalex.org/I131781684","https://openalex.org/I1343180700"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Ilya Klotchkov","raw_affiliation_strings":["Intel Laboratories, Saint-Petersburg, Ireland","Intel Labs, Saint-Petersburg, Russia"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Saint-Petersburg, Ireland","institution_ids":["https://openalex.org/I131781684"]},{"raw_affiliation_string":"Intel Labs, Saint-Petersburg, Russia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052314911","display_name":"Sergey Salishev","orcid":"https://orcid.org/0000-0003-1099-1912"},"institutions":[{"id":"https://openalex.org/I131781684","display_name":"Intel (Ireland)","ror":"https://ror.org/02r5scg33","country_code":"IE","type":"company","lineage":["https://openalex.org/I131781684","https://openalex.org/I1343180700"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Sergey Salishev","raw_affiliation_strings":["Intel Laboratories, Saint-Petersburg, Ireland","Intel Labs, Saint-Petersburg, Russia"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Saint-Petersburg, Ireland","institution_ids":["https://openalex.org/I131781684"]},{"raw_affiliation_string":"Intel Labs, Saint-Petersburg, Russia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048524054"],"corresponding_institution_ids":["https://openalex.org/I212220629"],"apc_list":null,"apc_paid":null,"fwci":0.2519,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55578887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"42","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9867727756500244},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8567060232162476},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.7696478366851807},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6051887273788452},{"id":"https://openalex.org/keywords/deadlock-prevention-algorithms","display_name":"Deadlock prevention algorithms","score":0.5266665816307068},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.48711085319519043},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.46255603432655334},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4602770507335663},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4492723047733307},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4463205635547638},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4283539056777954},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41661885380744934},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.39744293689727783},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3376871347427368}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9867727756500244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8567060232162476},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.7696478366851807},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6051887273788452},{"id":"https://openalex.org/C113429609","wikidata":"https://www.wikidata.org/wiki/Q4060699","display_name":"Deadlock prevention algorithms","level":3,"score":0.5266665816307068},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.48711085319519043},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.46255603432655334},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4602770507335663},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4492723047733307},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4463205635547638},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4283539056777954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41661885380744934},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.39744293689727783},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3376871347427368}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2011.6089227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2011.6089227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Symposium on System on Chip (SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1553894716","https://openalex.org/W1601496654","https://openalex.org/W1977355585","https://openalex.org/W1981471464","https://openalex.org/W1986467716","https://openalex.org/W1991424227","https://openalex.org/W1994007303","https://openalex.org/W2004396041","https://openalex.org/W2033894978","https://openalex.org/W2048677734","https://openalex.org/W2055424026","https://openalex.org/W2060349165","https://openalex.org/W2084515345","https://openalex.org/W2088270410","https://openalex.org/W2090208676","https://openalex.org/W2127876778","https://openalex.org/W2138446696","https://openalex.org/W2145092620","https://openalex.org/W2169490784","https://openalex.org/W2171573750","https://openalex.org/W2340735175","https://openalex.org/W3146857539","https://openalex.org/W3149451953","https://openalex.org/W4243318443","https://openalex.org/W6662899192"],"related_works":["https://openalex.org/W2532163536","https://openalex.org/W2266880325","https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W3146089259","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2136888643","https://openalex.org/W2100410948"],"abstract_inverted_index":{"One":[0],"of":[1,4,27,32,87,104],"the":[2,13,25],"goals":[3],"SystemC":[5,43,58,71],"is":[6,18],"high":[7],"level":[8,26],"system":[9],"design":[10,28],"verification":[11,34,40],"at":[12],"early":[14],"stage.":[15],"Currently,":[16],"simulation":[17],"widely":[19],"used":[20],"for":[21,42],"this":[22,48],"purpose.":[23],"As":[24],"parallelism":[29],"grows,":[30],"efficiency":[31,86],"simulation-based":[33],"methods":[35,41],"decreases.":[36],"Thus":[37],"different":[38],"formal":[39],"are":[44],"actively":[45],"researched.":[46],"In":[47],"paper":[49],"we":[50],"present":[51],"an":[52],"approach":[53,66,76],"to":[54,67,93,100],"deadlock":[55],"detection":[56],"in":[57,80],"designs":[59],"based":[60],"on":[61],"static":[62,68],"code":[63],"analysis.":[64],"Our":[65],"analysis":[69],"considers":[70],"scheduler":[72],"semantics.":[73],"The":[74],"developed":[75],"has":[77],"been":[78],"implemented":[79],"Deadlock":[81],"Analyzer":[82],"tool.":[83],"We":[84],"demonstrate":[85],"our":[88],"tool":[89],"by":[90],"applying":[91],"it":[92],"dining":[94],"philosophers,":[95],"crossroads,":[96],"producer-consumer":[97],"cases":[98],"and":[99],"a":[101],"real-life":[102],"model":[103],"video":[105],"accelerator.":[106]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}