{"id":"https://openalex.org/W2137261849","doi":"https://doi.org/10.1109/issoc.2008.4694889","title":"A state based framework for efficient system-level power estimation of of costum reconfigurable cores","display_name":"A state based framework for efficient system-level power estimation of of costum reconfigurable cores","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2137261849","doi":"https://doi.org/10.1109/issoc.2008.4694889","mag":"2137261849"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2008.4694889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2008.4694889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032953548","display_name":"Ali Ahmadinia","orcid":"https://orcid.org/0000-0003-4612-1142"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ali Ahmadinia","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, UK","Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077282448","display_name":"Balal Ahmad","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Balal Ahmad","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, UK","Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022272531","display_name":"Tughrul Arslan","orcid":"https://orcid.org/0000-0001-8176-5803"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tughrul Arslan","raw_affiliation_strings":["School of Engineering and Electronics, University of Edinburgh, UK","Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"Sch. of Eng. & Electron., Univ. of Edinburgh, Edinburgh","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16442836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.936113715171814},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.7829016447067261},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7295602560043335},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6773833632469177},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6465781331062317},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5844261050224304},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5441622734069824},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.537710428237915},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.518912136554718},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5186595320701599},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4870889186859131},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4292929172515869},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.42314234375953674},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3906458616256714},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21938452124595642},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08348610997200012}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.936113715171814},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.7829016447067261},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7295602560043335},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6773833632469177},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6465781331062317},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5844261050224304},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5441622734069824},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.537710428237915},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.518912136554718},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5186595320701599},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4870889186859131},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4292929172515869},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.42314234375953674},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3906458616256714},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21938452124595642},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08348610997200012},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/issoc.2008.4694889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2008.4694889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on System-on-Chip","raw_type":"proceedings-article"},{"id":"pmh:oai:researchonline.gcu.ac.uk:openaire_cris_publications/849c3dc6-5738-4031-b6f4-8adb19d2bc87","is_oa":false,"landing_page_url":"https://researchonline.gcu.ac.uk/en/publications/849c3dc6-5738-4031-b6f4-8adb19d2bc87","pdf_url":null,"source":{"id":"https://openalex.org/S4306402566","display_name":"ResearchOnline (Glasgow Caledonian University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I195939026","host_organization_name":"Glasgow Caledonian University","host_organization_lineage":["https://openalex.org/I195939026"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Ahmadinia, A, Ahmad, B & Arslan, T 2008, A state based framework for efficient system-level power estimation of of costum reconfigurable cores. in Proceedings of the International Symposium on System-on-Chip (SoC). IEEE, International Symposium on System-on-Chip (SoC), Tampere, Florida, United States, 5/11/08. https://doi.org/10.1109/ISSOC.2008.4694889","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1493602245","https://openalex.org/W1975745331","https://openalex.org/W2055713419","https://openalex.org/W2102727118","https://openalex.org/W2104011725","https://openalex.org/W2110220059","https://openalex.org/W2116629722","https://openalex.org/W2142773463","https://openalex.org/W2148037367","https://openalex.org/W2161042344","https://openalex.org/W2168435960","https://openalex.org/W3140903683","https://openalex.org/W3146249681","https://openalex.org/W4248749936","https://openalex.org/W6644028420","https://openalex.org/W6676687749","https://openalex.org/W6677142105","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W1831349210","https://openalex.org/W2548514518","https://openalex.org/W3206586607","https://openalex.org/W2133071611","https://openalex.org/W2133642747","https://openalex.org/W1603163876"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,50,58,81,98],"new":[4],"system":[5,36],"level":[6,13],"power":[7,33,51,68,77,86],"estimation":[8,34,69],"methodology":[9,20],"based":[10,40,76],"on":[11],"transaction":[12],"modeling":[14],"for":[15,84,102],"costum":[16],"reconfigurable":[17,60,72,100],"cores.":[18],"The":[19,63,89],"can":[21],"lead":[22],"to":[23,80,94],"significant":[24],"improvement":[25],"in":[26],"trade-off":[27],"between":[28],"accuracy":[29],"and":[30],"efficiency":[31],"of":[32,49,57,70,97,116],"at":[35],"level.":[37],"A":[38],"SystemC":[39,95],"simulation":[41],"environment":[42,65],"is":[43],"presented":[44],"that":[45],"allows":[46,66],"rapid":[47],"introduction":[48],"model":[52],"into":[53],"the":[54,111,117],"executable":[55],"specification":[56],"sophisticated":[59],"hardware":[61],"design.":[62,88],"proposed":[64],"efficient":[67],"custom":[71,99],"cores":[73],"through":[74],"state":[75,115],"modeling,":[78],"leading":[79],"viable":[82],"solution":[83],"early":[85],"aware":[87],"simulator":[90],"has":[91],"been":[92,108],"applied":[93],"module":[96],"core":[101],"Viterbi":[103],"decoding.":[104],"Power":[105],"figures":[106],"have":[107],"compared":[109],"with":[110],"results":[112],"obtained":[113],"by":[114],"art":[118],"industrial":[119],"tools.":[120]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}