{"id":"https://openalex.org/W2127099670","doi":"https://doi.org/10.1109/issoc.2008.4694887","title":"Multi-Objective Genetic optimized multiprocessor SoC design","display_name":"Multi-Objective Genetic optimized multiprocessor SoC design","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2127099670","doi":"https://doi.org/10.1109/issoc.2008.4694887","mag":"2127099670"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2008.4694887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2008.4694887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103253382","display_name":"Mohammad Arjomand","orcid":"https://orcid.org/0000-0003-1213-7349"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammad Arjomand","raw_affiliation_strings":["Computer Engineering Department, Sharif University of Technology, Tehran, Iran","Computer Engineering Department, Sharif University of Technology, Tehran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Computer Engineering Department, Sharif University of Technology, Tehran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040238844","display_name":"Hamid Sarbazi\u2010Azad","orcid":"https://orcid.org/0000-0003-4079-8603"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hamid Sarbazi-Azad","raw_affiliation_strings":["Sciences (IPM), Sharif University of Technology and Institute for Research, Tehran, Iran","Inst. for Res. in Fundamental Sci. (IPM), Sharif Univ. of Technol., Tehran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sciences (IPM), Sharif University of Technology and Institute for Research, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Inst. for Res. in Fundamental Sci. (IPM), Sharif Univ. of Technol., Tehran","institution_ids":["https://openalex.org/I133529467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063625753","display_name":"S. Hamid Amiri","orcid":"https://orcid.org/0000-0002-0232-4848"},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S. Hamid Amiri","raw_affiliation_strings":["Computer Engineering Department, Sharif University of Technology, Tehran, Iran","Computer Engineering Department, Sharif University of Technology, Tehran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Computer Engineering Department, Sharif University of Technology, Tehran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I133529467"],"apc_list":null,"apc_paid":null,"fwci":0.7628,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77822017,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8080326318740845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7441072463989258},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.6329925060272217},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6137917041778564},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.6097803711891174},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5717658996582031},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5631973147392273},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5540574193000793},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5434016585350037},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.4601901173591614},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4511586129665375},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4009736180305481},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22776594758033752},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11267843842506409},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10567343235015869},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08531227707862854}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8080326318740845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7441072463989258},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.6329925060272217},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6137917041778564},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.6097803711891174},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5717658996582031},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5631973147392273},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5540574193000793},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5434016585350037},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.4601901173591614},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4511586129665375},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4009736180305481},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22776594758033752},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11267843842506409},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10567343235015869},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08531227707862854},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2008.4694887","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2008.4694887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1971641481","https://openalex.org/W1974573589","https://openalex.org/W2022673945","https://openalex.org/W2037061094","https://openalex.org/W2111640257","https://openalex.org/W2114132403","https://openalex.org/W2126105956","https://openalex.org/W2126349935","https://openalex.org/W2160642395","https://openalex.org/W2160847478","https://openalex.org/W2167159964","https://openalex.org/W2613173048","https://openalex.org/W4253408813","https://openalex.org/W6684212943"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W1976012348","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,47],"introduce":[4,49],"a":[5,13,20,26,50,80,104],"new":[6,105],"multi-objective":[7],"genetic":[8,73],"algorithm":[9,74,97],"(MOGA)":[10],"for":[11,25,84,107],"mapping":[12,108],"given":[14],"set":[15],"of":[16],"intellectual":[17],"property":[18],"onto":[19],"network-on-chip":[21],"architecture":[22],"such":[23],"that":[24,94],"specific":[27],"application":[28,86],"total":[29],"communication":[30],"cost":[31],"and":[32,57,87],"energy":[33,60],"consumption":[34,61],"become":[35],"optimized":[36],"while":[37],"bandwidth":[38],"constraints":[39],"are":[40],"satisfied.":[41],"As":[42],"the":[43,64,95],"main":[44],"theoretical":[45],"contribution,":[46],"first":[48],"generic":[51],"queuing":[52],"model":[53,62],"to":[54,78],"estimate":[55],"performance":[56],"an":[58,71,85,88],"experimental":[59],"during":[63],"design":[65],"phase,":[66],"with":[67],"acceptable":[68],"accuracy.":[69],"Then,":[70],"efficient":[72],"employs":[75],"these":[76],"models":[77],"propose":[79],"Pareto":[81],"optimal":[82],"front":[83],"arbitrary":[89],"topology.":[90],"Experimental":[91],"results":[92,102],"show":[93],"proposed":[96],"is":[98],"very":[99],"fast":[100],"which":[101],"in":[103],"approach":[106],"MPSoC":[109],"cores":[110],"on":[111],"chip.":[112]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}