{"id":"https://openalex.org/W2155490581","doi":"https://doi.org/10.1109/issoc.2008.4694870","title":"Micronmesh for fault-tolerant GALS Multiprocessors on FPGA","display_name":"Micronmesh for fault-tolerant GALS Multiprocessors on FPGA","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2155490581","doi":"https://doi.org/10.1109/issoc.2008.4694870","mag":"2155490581"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2008.4694870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2008.4694870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089240353","display_name":"Heikki Kariniemi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Heikki Kariniemi","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035297149","display_name":"Jari Nurmi","orcid":"https://orcid.org/0000-0003-2169-4606"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jari Nurmi","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":1.5256,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.86010984,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1 2","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6943472027778625},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6918331384658813},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.6050474643707275},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5678123235702515},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5155041813850403},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5126373171806335},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.49764612317085266},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49415042996406555},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4774071276187897},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4688977301120758},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4280209243297577},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4233925938606262},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.41030973196029663},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2493712306022644},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1826271414756775},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.1372721791267395}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6943472027778625},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6918331384658813},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.6050474643707275},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5678123235702515},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5155041813850403},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5126373171806335},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.49764612317085266},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49415042996406555},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4774071276187897},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4688977301120758},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4280209243297577},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4233925938606262},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.41030973196029663},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2493712306022644},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1826271414756775},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.1372721791267395},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2008.4694870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2008.4694870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1668025881","https://openalex.org/W1964444399","https://openalex.org/W2119939755","https://openalex.org/W2120538858","https://openalex.org/W2130183852","https://openalex.org/W2132719761","https://openalex.org/W2136369255","https://openalex.org/W2144589285","https://openalex.org/W2148121445","https://openalex.org/W2153025112","https://openalex.org/W2159228542","https://openalex.org/W2168005413","https://openalex.org/W2487868278","https://openalex.org/W3169463464","https://openalex.org/W4233181266","https://openalex.org/W4235172414"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2106200299","https://openalex.org/W2178653557","https://openalex.org/W2540211551","https://openalex.org/W2994908368","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"System-on-Chip":[0],"(SoC)":[1],"circuits":[2,39,203],"have":[3,31],"evolved":[4],"to":[5,11,45,66,105,114,127,134,152],"single":[6],"chip":[7],"Multiprocessor":[8,71],"systems.":[9],"Due":[10],"increasing":[12],"variance":[13],"of":[14,69,161,176,201],"process":[15],"parameters,":[16],"which":[17,50,63,102,172],"produces":[18],"synchronization":[19],"problems":[20],"on":[21,90],"large":[22,37],"SoCs,":[23],"a":[24,58,96],"globally-asynchronous":[25],"locally-synchronous":[26],"(GALS)":[27],"design":[28,80],"style":[29],"must":[30],"been":[32],"mobilized.":[33],"In":[34],"addition,":[35],"the":[36,135,139,162,174,191,199,202,205],"VLSI":[38],"are":[40,193],"also":[41,109,165,194],"becoming":[42,195],"more":[43],"susceptible":[44],"transient":[46,155],"and":[47,82,107,138,148,156],"intermittent":[48,157],"faults":[49,146],"can":[51,84],"corrupt":[52],"their":[53,128],"operation.":[54],"This":[55],"paper":[56],"presents":[57],"new":[59,97],"micronmesh":[60],"network-on-chip":[61],"(NoC)":[62],"is":[64,75,103,122,150,164],"targeted":[65,188],"fault-tolerant":[67,118],"communication":[68],"GALS":[70],"SoCs":[72],"(MPSoC).":[73],"It":[74],"fully":[76],"synthesizable":[77],"with":[78],"current":[79],"tools":[81],"it":[83,149],"be":[85],"used":[86,123],"for":[87,124,197],"prototyping":[88],"MPSoCs":[89],"FPGA":[91],"circuits.":[92],"The":[93,159],"Micronmesh":[94,141,163],"incorporates":[95],"improved":[98,166],"fault-diagnosis-and-repair":[99],"(FDAR)":[100],"system":[101,137],"able":[104,151],"diagnose":[106],"repair":[108],"buffer":[110],"memories":[111],"in":[112,204],"addition":[113],"wire":[115],"connections":[116],"while":[117],"DOR":[119],"(FTDOR)":[120],"routing":[121,125],"packets":[126],"destinations":[129],"around":[130],"defected":[131],"parts.":[132],"Owing":[133],"FDAR":[136],"FTDOR":[140],"degrades":[142],"gracefully":[143],"as":[144],"permanent":[145],"appear":[147],"recover":[153],"from":[154],"faults.":[158],"fault-tolerance":[160,192],"by":[167],"switch-to-switch":[168],"(S2S)":[169],"level":[170,179],"retransmissions":[171,180],"reduce":[173],"number":[175],"end-to-end":[177],"(E2E)":[178],"that":[181],"produce":[182],"considerably":[183],"higher":[184],"latencies.":[185],"These":[186],"methods":[187],"at":[189],"improving":[190,198],"necessary":[196],"manufacturability":[200],"future.":[206]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}