{"id":"https://openalex.org/W2170331464","doi":"https://doi.org/10.1109/issoc.2008.4694869","title":"FlexPath NP - A network processor architecture with flexible processing paths","display_name":"FlexPath NP - A network processor architecture with flexible processing paths","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2170331464","doi":"https://doi.org/10.1109/issoc.2008.4694869","mag":"2170331464"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2008.4694869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2008.4694869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076655397","display_name":"Michael Meitinger","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Meitinger","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048201213","display_name":"Rainer Ohlendorf","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Ohlendorf","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078142327","display_name":"Thomas Wild","orcid":"https://orcid.org/0000-0002-2455-3625"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Wild","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012521962","display_name":"Andreas Herkersdorf","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Herkersdorf","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":2.4166,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90374736,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8170092701911926},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.7568938732147217},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.7559175491333008},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.616788387298584},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5228267908096313},{"id":"https://openalex.org/keywords/ipv4","display_name":"IPv4","score":0.49315398931503296},{"id":"https://openalex.org/keywords/ipsec","display_name":"IPsec","score":0.4785783290863037},{"id":"https://openalex.org/keywords/packet-switching","display_name":"Packet switching","score":0.4518732726573944},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4438720941543579},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.421160489320755},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4118730127811432},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.40351730585098267},{"id":"https://openalex.org/keywords/ipv6","display_name":"IPv6","score":0.17527461051940918},{"id":"https://openalex.org/keywords/the-internet","display_name":"The Internet","score":0.16987591981887817},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1650661826133728}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8170092701911926},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.7568938732147217},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.7559175491333008},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.616788387298584},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5228267908096313},{"id":"https://openalex.org/C2779233093","wikidata":"https://www.wikidata.org/wiki/Q11103","display_name":"IPv4","level":4,"score":0.49315398931503296},{"id":"https://openalex.org/C67396069","wikidata":"https://www.wikidata.org/wiki/Q210214","display_name":"IPsec","level":3,"score":0.4785783290863037},{"id":"https://openalex.org/C113508815","wikidata":"https://www.wikidata.org/wiki/Q193446","display_name":"Packet switching","level":3,"score":0.4518732726573944},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4438720941543579},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.421160489320755},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4118730127811432},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.40351730585098267},{"id":"https://openalex.org/C84555802","wikidata":"https://www.wikidata.org/wiki/Q2551624","display_name":"IPv6","level":3,"score":0.17527461051940918},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.16987591981887817},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1650661826133728},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2008.4694869","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2008.4694869","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W151986397","https://openalex.org/W1967274312","https://openalex.org/W1999031320","https://openalex.org/W2127053588","https://openalex.org/W2157304840","https://openalex.org/W2162932658","https://openalex.org/W2163589441","https://openalex.org/W2169357644","https://openalex.org/W3147897186","https://openalex.org/W6606109211","https://openalex.org/W6683709107"],"related_works":["https://openalex.org/W2233041126","https://openalex.org/W1606574587","https://openalex.org/W1556003661","https://openalex.org/W2044223788","https://openalex.org/W1233822343","https://openalex.org/W2097595905","https://openalex.org/W4235315652","https://openalex.org/W2390663577","https://openalex.org/W1993620881","https://openalex.org/W2546354589"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"a":[5,10,29,38,57],"FlexPath":[6,81],"network":[7,31],"processor":[8],"implementation,":[9],"platform":[11],"with":[12,59,65],"flexible,":[13],"reconfigurable":[14],"processing":[15,52],"paths":[16,53],"for":[17,56],"packet":[18],"processing.":[19],"The":[20,79],"path":[21,72],"decision":[22],"is":[23,54],"made":[24],"in":[25,43],"hardware":[26],"based":[27],"on":[28],"packetpsilas":[30],"application.":[32],"Packets":[33],"may":[34],"be":[35],"processed":[36],"by":[37],"CPU":[39],"or":[40],"even":[41],"completely":[42],"hardware.":[44],"With":[45],"our":[46],"demonstrator":[47],"the":[48,76],"performance":[49],"of":[50],"different":[51],"shown":[55],"scenario":[58],"simple":[60],"IPv4":[61],"forwarding":[62],"traffic":[63],"mixed":[64],"IPSec":[66],"packets.":[67],"We":[68],"show":[69],"that":[70],"flexible":[71],"selection":[73],"significantly":[74],"improves":[75],"systempsilas":[77],"performance.":[78],"specific":[80],"concepts":[82],"are":[83],"also":[84],"applicable":[85],"to":[86],"other":[87],"NP":[88],"architectures.":[89]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}