{"id":"https://openalex.org/W2547598758","doi":"https://doi.org/10.1109/issoc.2007.4427451","title":"Is Your Low Power Design Switched On?","display_name":"Is Your Low Power Design Switched On?","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W2547598758","doi":"https://doi.org/10.1109/issoc.2007.4427451","mag":"2547598758"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2007.4427451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2007.4427451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074130620","display_name":"Mark Croft","orcid":"https://orcid.org/0000-0003-0653-0080"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Croft","raw_affiliation_strings":["Mentor Graphics, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104237101","display_name":"Stephen Bailey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Bailey","raw_affiliation_strings":["Mentor Graphics, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.28717605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6921065449714661},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6884653568267822},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5879368782043457},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5709593892097473},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5164668560028076},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5149029493331909},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5114873647689819},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5075603723526001},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4462255835533142},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.44360771775245667},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4347436726093292},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4166485369205475},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4099684953689575},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.28492677211761475},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21943828463554382},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21251806616783142},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.19070222973823547},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13101691007614136},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12619233131408691},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.09004124999046326}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6921065449714661},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6884653568267822},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5879368782043457},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5709593892097473},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5164668560028076},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5149029493331909},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5114873647689819},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5075603723526001},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4462255835533142},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.44360771775245667},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4347436726093292},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4166485369205475},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4099684953689575},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.28492677211761475},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21943828463554382},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21251806616783142},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.19070222973823547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13101691007614136},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12619233131408691},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.09004124999046326},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2007.4427451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2007.4427451","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W3127845477","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W1510566755","https://openalex.org/W4562818","https://openalex.org/W2421981162","https://openalex.org/W4254183379"],"abstract_inverted_index":{"Power":[0,173],"is":[1,139],"the":[2,97,114,121,134],"key":[3,25],"driver":[4],"in":[5,27,133],"most":[6],"electronic":[7,73],"systems":[8,32,38,74],"design.":[9],"Managing":[10],"system":[11,98],"power":[12,48,72,100,125,149,178],"to":[13,60,108,143,163],"increase":[14],"battery":[15],"life":[16],"and":[17,21,39,51,54,64,78,90,109,128,141,157,181],"reduce":[18,61],"electricity":[19],"consumption":[20],"heat":[22],"generation":[23],"are":[24,83],"considerations":[26],"developing":[28],"many":[29],"types":[30],"of":[31,70,85,113,124],"from":[33],"mobile":[34],"handsets,":[35],"portable":[36],"navigation":[37],"compute":[40],"servers.":[41],"New":[42],"design":[43,69,77,101,135,150,179],"techniques":[44],"including":[45],"clock":[46],"gating,":[47,49,126],"multi-voltage":[50],"dynamic":[52,63],"voltage":[53],"frequency":[55],"scaling":[56],"have":[57],"been":[58],"employed":[59],"both":[62],"static":[65],"energy":[66],"consumption.":[67],"The":[68],"low":[71,99,148,177],"creates":[75],"new":[76],"verification":[79],"challenges.":[80],"Today's":[81],"systems-on-chip":[82],"composed":[84],"large":[86],"IP":[87],"blocks":[88],"approaching":[89],"exceeding":[91],"1":[92],"million":[93],"gates.":[94],"How":[95,119],"can":[96,120],"intent":[102,180],"be":[103,130,160],"applied":[104],"without":[105],"requiring":[106],"modification":[107],"time":[110],"consuming":[111],"re-verification":[112],"IP's":[115],"golden":[116],"RTL":[117],"code?":[118],"functional":[122],"impacts":[123],"retention":[127,155],"isolation":[129],"verified":[131,161],"early":[132],"process":[136],"when":[137],"it":[138],"cheaper":[140],"easier":[142],"fix":[144],"problems?":[145],"Can":[146],"implementation-dependent":[147],"functionality":[151],"such":[152],"as":[153],"accurate":[154],"save":[156],"restore":[158],"protocols":[159],"prior":[162],"synthesis?":[164],"In":[165],"this":[166],"presentation,":[167],"we":[168],"will":[169],"discuss":[170],"Accellcra's":[171],"Unified":[172],"Format":[174],"standard":[175],"for":[176,184],"using":[182],"UPF":[183],"verification.":[185]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}