{"id":"https://openalex.org/W2538992236","doi":"https://doi.org/10.1109/issoc.2007.4427434","title":"FPGA Prototype of the REALJava Co-Processor","display_name":"FPGA Prototype of the REALJava Co-Processor","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W2538992236","doi":"https://doi.org/10.1109/issoc.2007.4427434","mag":"2538992236"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2007.4427434","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2007.4427434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068357189","display_name":"Tero S\u00e4ntti","orcid":null},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]},{"id":"https://openalex.org/I183173800","display_name":"Turku Centre for Computer Science","ror":"https://ror.org/00vy7ed73","country_code":"FI","type":"facility","lineage":["https://openalex.org/I130217899","https://openalex.org/I155660961","https://openalex.org/I183173800"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Tero Santti","raw_affiliation_strings":["Department of Information Technology, University of Turku, Finland","Turku Centre for Computer Science, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]},{"raw_affiliation_string":"Turku Centre for Computer Science, Finland","institution_ids":["https://openalex.org/I183173800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067885093","display_name":"Joonas Tyystj\u00e4rvi","orcid":null},"institutions":[{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Joonas Tyystjarvi","raw_affiliation_strings":["Dept. of Information Technology, University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075314597","display_name":"Juha Plosila","orcid":"https://orcid.org/0000-0003-4018-5495"},"institutions":[{"id":"https://openalex.org/I112281704","display_name":"Research Council of Finland","ror":"https://ror.org/05k73zm37","country_code":"FI","type":"government","lineage":["https://openalex.org/I112281704"]},{"id":"https://openalex.org/I155660961","display_name":"University of Turku","ror":"https://ror.org/05vghhr25","country_code":"FI","type":"education","lineage":["https://openalex.org/I155660961"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Juha Plosila","raw_affiliation_strings":["Academy of Finland, Research Council for Natural Sciences and Engineering, Finland","Department of Information Technology, University of Turku, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Academy of Finland, Research Council for Natural Sciences and Engineering, Finland","institution_ids":["https://openalex.org/I112281704"]},{"raw_affiliation_string":"Department of Information Technology, University of Turku, Finland","institution_ids":["https://openalex.org/I155660961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4214,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.59367606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8176015019416809},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7594550848007202},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6728155612945557},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6349300146102905},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6053063273429871},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.5621731877326965},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5387452840805054},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5213674306869507},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5136858820915222},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.5056629180908203},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.4808843433856964},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4688143730163574},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4412158727645874},{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.42901700735092163},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.37852999567985535},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.31947022676467896},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26265013217926025}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8176015019416809},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7594550848007202},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6728155612945557},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6349300146102905},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6053063273429871},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.5621731877326965},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5387452840805054},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5213674306869507},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5136858820915222},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.5056629180908203},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.4808843433856964},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4688143730163574},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4412158727645874},{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.42901700735092163},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.37852999567985535},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.31947022676467896},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26265013217926025},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2007.4427434","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2007.4427434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W110873351","https://openalex.org/W1514258760","https://openalex.org/W1528464222","https://openalex.org/W1903763382","https://openalex.org/W2166157680","https://openalex.org/W2537800267","https://openalex.org/W6600156937"],"related_works":["https://openalex.org/W2900306051","https://openalex.org/W2036206036","https://openalex.org/W3002622661","https://openalex.org/W2139112224","https://openalex.org/W2080109495","https://openalex.org/W37150954","https://openalex.org/W2125485192","https://openalex.org/W2551798393","https://openalex.org/W2141293663","https://openalex.org/W2164574483"],"abstract_inverted_index":{"This":[0,75,90],"paper":[1],"presents":[2],"the":[3,7,18,22,37,40,44,69,72,78,81],"FPGA":[4,23,26],"prototype":[5,27],"of":[6,77,95,101],"REALJava":[8],"co-processor.":[9],"The":[10,25],"virtual":[11],"machine":[12],"architecture":[13],"is":[14,28,60,92],"described":[15],"along":[16],"with":[17,47],"modifications":[19],"required":[20],"in":[21,53,62],"environment.":[24],"relevant,":[29],"as":[30],"it":[31],"allows":[32,86],"a":[33,48,63,93,96],"realistic":[34,50],"throughput":[35],"between":[36],"CPU":[38,51],"and":[39,42,85],"co-processor":[41,59,82,105],"provides":[43],"whole":[45],"system":[46,87],"more":[49,83],"performance":[52],"respect":[54],"to":[55],"embedded":[56],"environments.":[57],"Our":[58],"designed":[61],"highly":[64],"modular":[65],"fashion,":[66],"especially":[67],"separating":[68],"communication":[70],"from":[71],"actual":[73],"core.":[74],"modularity":[76],"design":[79,100],"makes":[80],"reusable":[84],"level":[88],"scalability.":[89],"work":[91],"part":[94],"project":[97],"focusing":[98],"on":[99],"an":[102],"advanced":[103],"Java":[104,107],"for":[106],"intensive":[108],"SoC":[109],"applications.":[110]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}