{"id":"https://openalex.org/W2543972649","doi":"https://doi.org/10.1109/issoc.2007.4427420","title":"CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC","display_name":"CMOS IC Design and Verilog-A Modelling of 10-Gb/s PLL-Based Deserializer for Inter-Chip Communication in SOC","publication_year":2007,"publication_date":"2007-11-01","ids":{"openalex":"https://openalex.org/W2543972649","doi":"https://doi.org/10.1109/issoc.2007.4427420","mag":"2543972649"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2007.4427420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2007.4427420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051194064","display_name":"Maher Assaad","orcid":"https://orcid.org/0000-0002-1584-8747"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Maher Assaad","raw_affiliation_strings":["Dept. of Electronics and Electrical Engineering, University of Glasgow, Glasgow, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Electrical Engineering, University of Glasgow, Glasgow, U.K","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062699625","display_name":"David R. S. Cumming","orcid":"https://orcid.org/0000-0002-7838-8362"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David R.S. Cumming","raw_affiliation_strings":["Dept. of Electronics and Electrical Engineering, University of Glasgow, Glasgow, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Electrical Engineering, University of Glasgow, Glasgow, U.K","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I7882870"],"apc_list":null,"apc_paid":null,"fwci":0.4991,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66911398,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"35","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.9504681825637817},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7543452978134155},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7368437051773071},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7040101289749146},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6381495594978333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6195850372314453},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5127909779548645},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.49764469265937805},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4741491675376892},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45071470737457275},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40549612045288086},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3788571357727051},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26992037892341614},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1712934970855713},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12476471066474915}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.9504681825637817},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7543452978134155},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7368437051773071},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7040101289749146},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6381495594978333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6195850372314453},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5127909779548645},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.49764469265937805},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4741491675376892},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45071470737457275},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40549612045288086},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3788571357727051},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26992037892341614},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1712934970855713},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12476471066474915}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2007.4427420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2007.4427420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2007670774","https://openalex.org/W2076935827","https://openalex.org/W2149618751","https://openalex.org/W2175519525","https://openalex.org/W2177274792","https://openalex.org/W6685388455"],"related_works":["https://openalex.org/W2728034738","https://openalex.org/W4238487776","https://openalex.org/W2757255852","https://openalex.org/W2038859986","https://openalex.org/W2104315811","https://openalex.org/W2142217172","https://openalex.org/W4230312832","https://openalex.org/W1982273910","https://openalex.org/W1929041301","https://openalex.org/W2032882110"],"abstract_inverted_index":{"The":[0,23],"results":[1],"of":[2,6,41],"design":[3,31],"and":[4,16,32,69],"simulation":[5],"a":[7,11,28,37,58],"novel":[8],"architecture":[9],"for":[10],"10":[12],"Gb/s":[13],"PLL-based":[14,25],"clock":[15],"data":[17],"recovery":[18],"(CDR)":[19],"circuit":[20,54],"are":[21],"presented.":[22],"proposed":[24],"CDR":[26,53],"is":[27,55],"referenceless":[29],"quarter-rate":[30],"can":[33],"be":[34],"used":[35],"in":[36,48,57,71,73,79],"deserializer":[38],"as":[39],"part":[40],"the":[42,66],"serializer/deserializer":[43],"(SERDES)":[44],"device":[45],"usually":[46],"utilized":[47],"inter-chip":[49],"communication":[50,86],"networks.":[51],"This":[52],"designed":[56],"standard":[59],"0.13":[60],"mum":[61],"CMOS":[62],"technology,":[63],"modelled":[64],"using":[65],"Verilog-A":[67],"language":[68],"simulated":[70],"SPECTRE":[72],"order":[74],"to":[75],"verify":[76],"its":[77],"functionality":[78],"an":[80],"eight":[81],"input":[82],"SERDES":[83],"based":[84],"chip-to-chip":[85],"system.":[87]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}