{"id":"https://openalex.org/W2535175217","doi":"https://doi.org/10.1109/issoc.2006.321968","title":"Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite","display_name":"Design of ASIPs in multi-processor SoCs using the Chess/Checkers retargetable tool suite","publication_year":2006,"publication_date":"2006-11-01","ids":{"openalex":"https://openalex.org/W2535175217","doi":"https://doi.org/10.1109/issoc.2006.321968","mag":"2535175217"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2006.321968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2006.321968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 International Symposium on System-on-Chip","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113787573","display_name":"Gert Goossens","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gert Goossens","raw_affiliation_strings":["Target Compiler Technologies, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Target Compiler Technologies, Leuven, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051012070","display_name":"D. Lanneer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dirk Lanneer","raw_affiliation_strings":["Target Compiler Technologies, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Target Compiler Technologies, Leuven, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020851867","display_name":"Werner Geurts","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Werner Geurts","raw_affiliation_strings":["Target Compiler Technologies, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Target Compiler Technologies, Leuven, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088299604","display_name":"Johan Van Praet","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Johan Van Praet","raw_affiliation_strings":["Target Compiler Technologies, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Target Compiler Technologies, Leuven, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8815128803253174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.839226484298706},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.7350826263427734},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6662417054176331},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.649455726146698},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6127654910087585},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5678837299346924},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5224653482437134},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4502255320549011},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43920397758483887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2676595449447632},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18305617570877075},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18150222301483154}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8815128803253174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.839226484298706},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.7350826263427734},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6662417054176331},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.649455726146698},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6127654910087585},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5678837299346924},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5224653482437134},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4502255320549011},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43920397758483887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2676595449447632},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18305617570877075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18150222301483154},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2006.321968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2006.321968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 International Symposium on System-on-Chip","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W135050590","https://openalex.org/W1995248109","https://openalex.org/W2127294217","https://openalex.org/W2152267068","https://openalex.org/W2533122790","https://openalex.org/W2542693654","https://openalex.org/W4234669735"],"related_works":["https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W2116296227","https://openalex.org/W2050874000","https://openalex.org/W2163046274","https://openalex.org/W2613504015","https://openalex.org/W192252314","https://openalex.org/W2148099609"],"abstract_inverted_index":{"SoCs":[0],"will":[1],"soon":[2],"have":[3],"to":[4,117],"integrate":[5],"tens":[6],"of":[7,17,29,38,62,65,84,108],"complex":[8],"system":[9,55],"functions,":[10],"each":[11,54],"with":[12,35],"their":[13],"own":[14],"optimal":[15],"balance":[16,52],"performance,":[18],"flexibility,":[19],"energy":[20],"consumption,":[21],"communication,":[22,99],"and":[23,57,100,119],"design":[24,83],"time.":[25],"The":[26,102],"traditional":[27],"model":[28],"a":[30,36,72,105],"(configurable)":[31],"general-purpose":[32],"processor":[33],"core":[34],"number":[37],"hardware":[39,94],"accelerators":[40],"no":[41],"longer":[42],"suffices.":[43],"Application-specific":[44],"instruction-set":[45],"processors":[46,121],"(ASIPs)":[47],"can":[48],"offer":[49],"the":[50,60,82],"right":[51],"for":[53],"function,":[56],"thus":[58],"form":[59],"basis":[61],"new":[63],"generations":[64],"multi-core":[66,87],"SoCs.":[67,88],"This":[68],"presentation":[69],"introduces":[70],"Chess/Checkers,":[71],"retargetable":[73],"tool":[74],"suite":[75],"available":[76],"from":[77,110],"Target":[78],"Compiler":[79],"Technologies,":[80],"enabling":[81],"ASIPs":[85],"in":[86],"Chess/Checkers":[89],"offers":[90],"fast":[91],"architectural":[92],"exploration,":[93],"synthesis,":[95],"software":[96],"compilation,":[97],"inter-ASIP":[98],"verification.":[101],"tools":[103],"support":[104],"broad":[106],"range":[107],"architectures,":[109],"small":[111],"microprocessors,":[112],"over":[113],"DSP":[114],"dominated":[115],"cores,":[116],"VLIW":[118],"vector":[120]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}